

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







JTAG-Booster for Analog Devices Blackfin



P.O: Box 1103 • Kueferstrasse 8 • Tel. +49 (7667) 908-0 • sales@fsforth.de

- D-79200 Breisach, Germany
- D-79206 Breisach, Germany
- Fax +49 (7667) 908-200
- http://www.fsforth.de

Copyright © 1995..2005:

FS FORTH-SYSTEME GmbH Postfach 1103, D-79200 Breisach, Germany

Release of Document: February 28, 2005 Author: Dieter Fögele

Filename: JTAG_ADSP-BLACKFINa.doc

Program Version: 4.xx

All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of FS FORTH-SYSTEME GmbH.

Table of Contents

1.	General	5
	1.1. Ordering Information	6
	1.2. System Requirements	6
	1.3. Contents of Distribution Disk	7
	1.4. Connecting your PC to the target system	
	1.5. First Example with Analog Devices ADSP-BF531/BF532/BF533	10
	1.6. First Example with Analog Devices ADSP-BF561	12
	1.7. Trouble Shooting	
	1.8. Error Messages	
	1.9. Initialization file JTBFxxx.INI	
	1.10. Supported flash devices	
2.	JTBFxxx Parameter Description	32
	2.1. Program a Flash Device	35
	2.2. Read a Flash Device to file	
	2.3. Verify a Flash Device with file	42
	2.4. Dump target memory	
	2.5. Program a Serial Device (I ² C/SPI/MicroWire)	46
	2.6. Read a Serial Device to file (I ² C/SPI/MicroWire)	49
	2.7. Verify a Serial Device with file (I2C/SPI/MicroWire)	51
	2.8. Dump a Serial Device (I ² C/SPI/MicroWire)	53
	2.9. Toggle CPU pins	55
	2.10. Polling CPU pins	
	2.11. Polling CPU pins while the CPU is running	57
	2.12. Show status of all CPU pins while the CPU is running	58
3.	Implementation Information	60
	3.1. Implementation Information Analog Devices AD	SP-
	BF531/BF532/BF533	61
	3.2. Implementation Information Analog Devices ADSP-BF561	62
4.	Converter Program HEX2BIN.EXE	63
5.	Support for Windows NT, Windows 2000 and Windows XP	65
	5.1. Installation on a clean system	65
	5.2. Installation with already installed version 5.x/6.x of Kithara	
	•	

JTAG-Booster for Analog Devices Blackfin

5.3.	Installation with already installed version 4.x of Kithara	65
5.4.	De-Installation version 5.x/6.x:	66

1. General

The programs JTBF531.EXE and JTBF561.EXE use the IEEE 1149.1 JTAG port of the Analog Devices Blackfin microcontrollers in conjunction with the small JTAG-Booster:

- to program data into flash memory
- to verify and read the contents of a flash memory
- to make a memory dump
- to access a serial device (I²C/SPI/MicroWire)
- to test CPU signals

All functions are done without any piece of software running in the target. No firmware or BIOS must be written. Bootstrap software may be downloaded to initially unprogrammed memories.

As this tool uses boundary scan, it is extremely simple and very powerful. It assists you in bringing-up new hardware. Even if there are essential bugs in the hardware (i.e. RAM not reliable working, soldering problems with the BGA package), in many cases you are able to load small test programs into flash, which helps you to analyze hardware problems. Or if you have a flash memory, which is not connected correctly to the, we can support you with a special adapted version of the JTAG-Booster.

The JTAG-BOOSTER's software is highly optimized to the JTAG chain of a specific target CPU. To give support for all processors of the Analog Devices Blackfin family, there are two different programs on the distribution disk:

• JTBF531.EXE : Tool for Analog Devices ADSP-BF531/BF532/BF533

• JTBF561.EXE : Tool for Analog Devices ADSP-BF561

Please contact us, if you need support for other members of the Analog Devices Blackfin family.

For latest documentation please refer to the file README.TXT on the distribution disk.

1.1. Ordering Information

The following related products are available

 9062 JTAG-Booster Analog Devices Blackfin Analog Devices ADSP-BF531/BF532/BF533 DOS/Win9x/WinNT/Win2000/WinXP, delivered with adapter type 285 and cable with single strands type TK02206

1.2. System Requirements

To successfully run this tool the following requirements must be met:


- MSDOS, WIN3.x, WIN9x, WinNT, Win2000 or WindowsXP (WinNT/Win2000/WindowsXP is supported with an additional tool, see chapter 5 "Support for Windows NT, Windows 2000 and Windows XP")
- Intel 80386 or higher
- 205 kByte of free DOS memory
- Parallel Port

1.3. Contents of Distribution Disk

•	JTBF531.EXE JTBF531.OVL	Tool for Analog Devices ADSP-BF531/BF532/BF533
•	JTBF531.INI	Template configuration file for Analog Devices ADSP-BF531/BF532/BF533. See chapter 1.9 "Initialization file JTBFxxx.INI"
•	JTBF561.EXE JTBF561.OVL	Tool for Analog Devices ADSP-BF561
•	JTBF561.INI	Template configuration file for Analog Devices ADSP-BF561. See chapter 1.9 "Initialization file JTBFxxx.INI"
•	WinNT.zip	Support for Windows NT, Windows 2000 and Windows XP. See chapter 5 "Support for Windows NT, Windows 2000 and Windows XP"
•	JTAG_V4xx_FLAS HES.pdf	List of all supported Flash devices
•	README.txt	Release notes, new features, known problems

1.4. Connecting your PC to the target system

The JTAG-Booster can be plugged into standard parallel ports (LPT1-3) with a DB25-Connector.



The target end of the cable has the following reference:

1	2*	3	4	5	6	7	8
TCK	GND	TMS	TRST#	NC	TDI	TDO	+3.3V

*PIN 2 can be detected by the thick cable.

To connect your design to the JTAG-BOOSTER you need a single row berg connector with a spacing of 2.54mm on your PCB. The names refer to the target: Pin 7 is the target's TDO pin and is connected to the JTAG-Booster's TDI pin.

The 3.3V version of the JTAG-Booster (FS part number 285) is delivered together with this package. Don't use the 5V version of the JTAG-Booster (FS part number 227) with a 3.3V target. **Don't apply 5V to the 3.3V version of the JTAG-Booster!**

Your target must be able to power the JTAG-Booster, it draws about 100mA.

Before you start the program, the JTAG-BOOSTER must be plugged to a parallel interface of your PC and to the 8 pin JTAG connector on the target.

The utility is started with the general command line format: JTAGxxx

JTBFxxx /function [filename] [/option_1] ... [/option_n].

Note that the function must be the first argument followed (if needed) by the filename.

If you want to cancel execution of JTBFxxx, press CTRL-Break-Key.

On any error the program aborts with an MSDOS error level of one.

1.5. First Example with Analog Devices ADSP-BF531/BF532/BF533

In the following simple example it is assumed that the JTAG-Booster is connected to LPT1 of your PC and target power is on.

Typing

JTBF531 /P MYAPP.BIN

at the DOS prompt results in the following output:

JTBF531 --- JTAG utility for Analog Devices ADSP-BF531/BF532/BF533 Copyright © FS FORTH-SYSTEME GmbH, Breisach Version 4.xx of mm/dd/yyyy

- (1) Configuration loaded from file JTBF531.INI
- (2) Target: Generic Target
- (3) Using LPT at I/O-address 0378h
- (4) JTAG Adapter detected
- (5) 1 Device detected in JTAG chain

Device 0: IDCODE=227A50CB Analog Devices ADSP-BF531/BF532/BF533, Revision 2

(6) Sum of instruction register bits : 5
 (7) CPU position : 0
 (8) Instruction register offset : 0
 (9) Length of boundary scan reg : 197

Looking for a flash device with known JEDEC ID...

- (10) STM 29W320B, 3.3V, Boot Block Bottom detected
- (11) Bus size is 16 Bit
- (12) Erasing Flash-EPROM Block #:0 1 2 3

Programming File MYAPP.BIN

65536 Bytes programmed successfully

Erase Time : 0.8 sec Programming Time : 27.0 sec

- (1) The initialization file JTBF531.INI was found in the current directory.
- (2) The target identification line of the initialization file is printed here.
- (3) The resulting I/O-address of the parallel port is printed here. With WinNT/Win2000/WinXP you must specify the option /LPT2 to access to the standard address 378h.
- (4) A JTAG-Booster is found on the parallel port
- (5) The JTAG chain is analyzed. There may be several parts in the JTAG chain. The chain is analyzed and all parts except the Analog Devices ADSP-BF531/BF532/BF533 are switched to bypass mode.
- (6) The length of all instruction registers in the JTAG chain are added.
- (7) The position of the Analog Devices ADSP-BF531/BF532/BF533 in the JTAG chain is assumed to be zero, if not specified in the command line (see option /CPUPOS=).
- (8) The position of the JTAG instruction register of the Analog Devices ADSP-BF531/BF532/BF533 is assumed to be zero, if not specified in the command line (see option /IROFFS=).
- (9) The real length of the boundary scan register is displayed here and compared with the boundary scan register length of a Analog Devices ADSP-BF531/BF532/BF533.
- (10) A flash STM 29W320B selected with AMS0# was found.
- (11) The resulting data bus size is printed here.
- (12) In this example 4 blocks must be erased.

1.6. First Example with Analog Devices ADSP-BF561

In the following simple example it is assumed that the JTAG-Booster is connected to LPT1 of your PC and target power is on.

Typing

JTBF561 /P MYAPP.BIN

at the DOS prompt results in the following output:

JTBF561 --- JTAG utility for Analog Devices ADSP-BF561 Copyright ⊚ FS FORTH-SYSTEME GmbH, Breisach Version 4.xx of mm/dd/yyyy

- (1) Configuration loaded from file JTBF561.INI
- (2) Target: Generic Target
- (3) Using LPT at I/O-address 0378h
- (4) JTAG Adapter detected
- (5) 1 Device detected in JTAG chain

Device 0: IDCODE=027BB0CB Analog Devices ADSP-BF561, Revision 0

(6) Sum of instruction register bits : 3
(7) CPU position : 0
(8) Instruction register offset : 0
(9) Length of boundary scan reg : 355

Looking for a flash device with known JEDEC ID...

- (10) STM 29W320B, 3.3V, Boot Block Bottom detected
- (11) Bus size is 16 Bit
- (12) Erasing Flash-EPROM Block #:0 1 2 3

Programming File MYAPP.BIN

65536 Bytes programmed successfully

Erase Time : 0.8 sec Programming Time : 48.7 sec

- (1) The initialization file JTBF561.INI was found in the current directory.
- (2) The target identification line of the initialization file is printed here.
- (3) The resulting I/O-address of the parallel port is printed here.
- (4) A JTAG-Booster is found on the parallel port
- (5) The JTAG chain is analyzed. There may be several parts in the JTAG chain. The chain is analyzed and all parts except the Analog Devices ADSP-BF561 are switched to bypass mode.
- (6) The length of all instruction registers in the JTAG chain are added.
- (7) The position of the Analog Devices ADSP-BF561 in the JTAG chain is assumed to be zero, if not specified in the command line (see option /CPUPOS=).
- (8) The position of the JTAG instruction register of the Analog Devices ADSP-BF561 is assumed to be zero, if not specified in the command line (see option /IROFFS=).
- (9) The real length of the boundary scan register is displayed here and compared with the boundary scan register length of a Analog Devices ADSP-BF561.
- (10) A flash STM 29W320B selected with AMS0# was found.
- (11) The resulting data bus size is printed here.
- (12) In this example 4 blocks must be erased.

1.7. Trouble Shooting

Avoid long distances between your Host-PC and the target. If you are using standard parallel extension cable, the JTAG-BOOSTER may not work. Don't use Dongles between the parallel port and the JTAG-BOOSTER.

Switch off all special modes of your printer port (EPP, ECP, ...) in the BIOS setup. Only standard parallel port (SPP) mode is allowed.

If there are problems with autodetection of the flash devices use the /DEVICE= option. To speed up autodetection specify one of the options /8BIT /16BIT or /32BIT.

Don't use hardware protected flash memories.

The used chip selects must be defined as output and inactive in the initialization file (see chapter 1.9 "Initialization file JTBFxxx.INI"). Also the address bits must be defined as output.

Use the option /NOWRSETUP to speed up flash programming.

If you have problems using the option /CFI (Common Flash Interface) use the option /CFIDEBUG instead and redirect the program's output into a file. Sending us this file helps in analyzing problems.

1.8. Error Messages

80386 or greater required

The JTAG-BOOSTER does not work on a 8088/8086 or a 80286 platform.

Cable not connected or target power fail

The JTAG-Booster (or one of the simple Parallel Port JTAG adapters selected with the options /LATTICE /WIGGLER /PLS) wasn't found. Please check connection to parallel port and connection to target. Check target power. Check the command line options. Check your BIOS-Setup. If you are using this program with WinNT, Win2000 or WinXP you must specify /LPT2 or /LPT-BASE=378 to get access to the standard printer port.

• Can't open x:\yyy\zzz\JTBFxxx.OVL

The overlay file JTBFxxx.OVL must be in the same directory as JTBFxxx.EXE.

Configuration file XYZ not found.

The file specified with the option /INI= wasn't found.

Device offset out of range

The value specified with the option /OFFSET= is greater than the size of the detected flash device.

Disk full

Writing a output file was aborted as a result of missing disk space.

• Do not specify option /NOCS with any other chip select

There is a conflict in the command line.

• Do not specify option /BYTE-MODE. Flash device does not have a byte mode pin.

The flash device specified with the option /DEVICE= does not support switching between 16 (or 32) bit mode and 8 bit mode. In practice it does not have a pin with the name BYTE#

• Error creating file:

The output file could not be opened. Please check free disk space or write protection.

• Error: Pin-Name is an output only pin

The specified pin cannot be sampled. Check the command line. Check the initialization file.

• Error: Pin-Name is an input only pin

The specified pin cannot be activated. Check the command line. Check the initialization file.

• Error: Pin-Name may not be read back

The specified pin can be switched to tristate, but cannot be read back. Check the command line.

illegal function:

The first parameter of the command line must be a valid function. See chapter 2 "JTBFxxx Parameter Description" for a list of supported functions.

illegal number:

The specified number couldn't be interpret as a valid number. Check the relevant number base.

illegal option:

See chapter 2 "JTBFxxx Parameter Description" for a list of supported options.

• illegal Pin Type:

The name specified with the option /PIN= must be one of the list of chapter 1.9 "Initialization file JTBFxxx.INI"

illegal Flash Type:

The name specified with the option /DEVICE= must be one of the list of chapter 1.10 "Supported flash devices".

• Input file not found:

The specified file cannot be found

• Input file is empty:

Files with zero length are not accepted

• " " is undefined

Please check the syntax in your configuration file. (See chapter 1.9 "Initialization file JTBFxxx.INI").

LPTx not installed

The LPT port specified with /LPTx cannot be found. Please check the LPT port or specify a installed LPT port. Check your BIOS setup. If you are using this program with WinNT, Win2000 or WinXP you 1st must install the WinNT support package as described in chapter 5 "Support for Windows NT, Windows 2000 and Windows XP"

missing filename

Most functions need a filename as second parameter.

missing option /SERCLK=

Some functions need the option /SERCLK= to be defined.

missing option /SERDAT=

Some functions need the option /SERDAT= or the options /SERDATO= and /SERDATI= to be defined.

• missing option /SERCS=

Some functions need the option /SERCS= if the option /SPI or the option /MWIRE is specified.

missing option /LENGTH=

Some functions need the option /LENGTH= to be defined.

missing option /PIN=

Some functions need the option /PIN= to be defined.

- More than 9 devices in the JTAG chain or TDO pin stuck at low level
 The JTAG chain is limited to 9 parts. Check target power. Check the target's TDO pin.
- No devices found in JTAG chain or TDO pin stuck at high level
 A stream of 32 high bits was detected on the pin TDO. TDO may stuck at high level. Check the connection to your target. Check the target power. Check the target's TDO pin.

Option /CPUPOS= out of range

The number specified with the option /CPUPOS= must be less or equal to the number of parts minus 1.

• Option /IROFFS= out of range

Please specify a smaller value

• Part at specified position is not a Analog Devices Blackfin

The option /CPUPOS= points to a part not a Analog Devices Blackfin

Pins specified with /SERCLK= and /SERDAT= must have different control cells

The pin specified with the option /SERDAT= must be able to be switched to high impedance while the pin specified with option /SERCLK= is an active output. See chapter 1.9 "Initialization file JTBFxxx.INI".

Pins specified with /SERCLK= and /SERDATI= must have different control cells

The pin specified with the option /SERDATI= must be able to be switched to high impedance while the pin specified with option /SERCLK= is an active output. See chapter 1.9 "Initialization file JTBFxxx.INI".

Pins specified with /SERDATO= and /SERDATI= must have different control cells

The pin specified with the option /SERDATI= must be able to be switched to high impedance while the pin specified with option /SERDATO= is an active output. See chapter 1.9 "Initialization file JTBFxxx.INI".

• Specify only one of these options:

Some options are exclusive (i.e. /8BIT and /16BIT). Don't mix them.

Sum of instruction register bits to low. Should be at least 5 bits for a Analog Devices Blackfin

The sum of all instruction register bits in the JTAG chain does not fit to the Analog Devices Blackfin. Check the target connection. Check the target CPU type. Check the settings for /IROFFS= and /CPUPOS= , if there are several parts in the JTAG chain.

Target no longer connected

There is a cyclic check of the JTAG chain. Check target power. Check target connection.

There are unknown parts in the JTAG chain. Please use the option /IROFFS= to specify the instr. reg. offset of the CPU. If there are unknown parts in the JTAG chain, the program isn't able to

determine the logical position of the CPU's instruction register.

There is no Analog Devices Blackfin in the JTAG chain
 No Analog Devices Blackfin was found in the JTAG chain. Check the target power. Try with option /DRIVER=4 again.

Value of option /FILE-OFFSET out of range

The value of the option /FILE-OFFSET= points behind end of file.

wrong driver

The value specified with the option /DRIVER= is out of range.

Wrong Flash Identifier (xxxx)

No valid identifier found. Check the specified chip select signal and the bus width. Try with the option /DEVICE= . Use the option /8BIT or /16BIT or /32BIT to specify the correct data bus size.

 Wrong length of boundary scan register. Should be 197 for a Analog Devices ADSP-BF531/BF532/BF533. (Should be 355 for a Analog Devices ADSP-BF561.)

The length of the boundary scan register of the selected part (if there are more than one in the chain) does not fit to the Analog Devices Blackfin. Check the target connection. Check the target CPU type. Check the settings for /IROFFS= and /CPUPOS= , if there are several parts in the JTAG chain.

1.9. Initialization file JTBFxxx.INI

This file is used to define the default direction and level of all CPU signals. This file **must be carefully adapted** to your design with the Analog Devices Blackfin. The Target-Entry is used to identify your design which is displayed with most commands.

When the program JTBFxxx.EXE is started it scans the current directory for an existing initialization file named JTBFxxx.INI. If no entry is found the default values are used. You may also specify the initialization file with the option /INI=. If the specified file isn't found, the program aborts with an error message.

The CPU pins can also be used with the functions /BLINK (chapter 2.9), /PIN? (chapter 2.10) and /SAMPLE (chapter 2.11) to test the signals on your design.

The sample file below represents the values which are used for default initialization when no initialization file could be found in the current directory and no initialization file is specified with the option /INI=.

Changes to the structure of the file could result in errors. Remarks can be added by using //.

21

Sample File JTBF531.INI:

```
// Description file for NetSilicon NS9750/ns9775
// Description file for Analog Devices ADSP-BF531/BF532/BF533
Target: Generic Target, 2005/02/14
// All chip select signals are set to output and inactive.
// All signals should be defined. Undefined signals are set to their defaults.
// Pin names are defined in upper case.
// Low active signal are signed with a trailing #.
// Group 196: All pins in this group must be set to the same direction
                  This pins are bidirectional
//
//
                  During flash programming these pins are switched between
//
                  input/inactive and output/active.
//
                  For Flash programming and other memory accesses
                  these pins should be set to Input
//
DATA0
                          // Data Bus
                  Inp
DATA1
                  Inp
                          //
                          //
DATA2
                  Inp
DATA3
                          //
                  Inp
                          //
DATA4
                  Inp
                  Inp
DATA5
                          //
DATA6
                          //
                  Inp
DATA7
                  Inp
                          //
DATA8
                  Inp
                          //
DATA9
                          //
                  Inp
DATA10
                  Inp
                          //
DATA11
                  Inp
                          //
DATA12
                  Inp
                          //
DATA13
                  Inp
                          //
DATA14
                  Inp
                          //
DATA15
                  Inp
                          //
// Group 17: All pins in this group must be set to the same direction
                  These pins are tristateable outputs but can not be read back
//
//
                  For Flash programming and other memory accesses
//
                  these pins must be configured as output
ADDR1
                  Out,Lo // Address Bus
ADDR2
                  Out,Lo //
ADDR3
                  Out,Lo //
ADDR4
                  Out,Lo //
ADDR5
                  Out,Lo //
ADDR6
                  Out,Lo //
JTAG ADSP-BLACKFINa.doc
```

```
ADDR7
                 Out,Lo //
ADDR8
                 Out,Lo //
ADDR9
                 Out,Lo //
                 Out,Lo //
ADDR10
ADDR11
                 Out,Lo //
ADDR12
                 Out,Lo //
ADDR13
                 Out,Lo //
ADDR14
                 Out,Lo //
ADDR15
                 Out.Lo //
ADDR16
                 Out,Lo //
ADDR15
                 Out,Lo //
                 Out,Lo //
ADDR18
                 Out,Lo //
ADDR19
                 Out,Lo // SDQM0, Byte Enable
ABE0#
ABE1#
                 Out,Lo // SDQM1, Byte Enable
// Group 27: All pins in this group must be set to the same direction
                 These pins are tristateable outputs but can not be read back
//
                 For Flash programming and other memory accesses
//
                 these pins must be configured as output
AWE#
                 Out,Hi // Write Enable
                 Out,Hi // Read Enable
ARE#
AOE#
                 Out,Hi // Output Enable
AMS0#
                 Out,Hi // Bank Select
AMS1#
                 Out,Hi // Bank Select
AMS2#
                 Out,Hi // Bank Select
AMS3#
                 Out,Hi // Bank Select
// Group 39: All pins in this group must be set to the same direction
                 These pins are tristateable outputs but can not be read back
CLKOUT
                 Out,Lo // SDRAM Clock Output
SCKE
                 Out, Hi // SDRAM Clock Enable
                 Out,Hi // SDRAM Bank Select
SMS#
                 Out,Hi // SDRAM Row Address Strobe
SRAS#
SCAS#
                 Out, Hi // SDRAM Column Address Strobe
SWE#
                 Out, Hi // SDRAM Write Enable
SA10
                 Out,Lo // SDRAM A10 Pin
```

```
// The following pins are complete bidirectional pins.
// The direction of each pin can be set independent of the other pins.
// Each pin can be used as input.
PPI0
                  Inp
                         //
PPI1
                         //
                  Inp
PPI2
                  Inp
                         //
PPI3
                  Inp
                         //
PF0
                         // SPISS#
                  Inp
PF1
                  Inp
                         // SPISEL1/TMRCLK
PF2
                  Inp
                         // SPISEL2
PF3
                         // SPISEL3/PPI FS3
                  Inp
PF4
                         // SPISEL4/PPI15
                  Inp
PF5
                         // SPISEL5/PPI14
                  Inp
PF6
                         // SPISEL6/PPI13
                  Inp
PF7
                         // SPISEL7/PPI12
                  Inp
PF8
                  Inp
                         // PPI11
PF9
                         // PPI10
                  Inp
PF10
                  Inp
                         // PPI9
PF11
                  Inp
                         // PPI8
PF12
                         // PPI7
                  Inp
PF13
                  Inp
                         // PPI6
PF14
                  Inp
                         // PPI5
PF15
                  Inp
                         // PPI4
RSCLK0
                  Inp
                         // SPORT0 Receive Serial Clock
RFS0
                  Inp
                         // SPORT0 Receive Frame Sync
TSCLK0
                         // SPORT0 Transmit Serial Clock
                  Inp
TFS0
                         // SPORT0 Transmit Frame Sync
                  Inp
                         // SPORT1 Receive Serial Clock
RSCLK1
                  Inp
RFS1
                         // SPORT1 Receive Frame Sync
                  Inp
TSCLK1
                         // SPORT1 Transmit Serial Clock
                  Inp
                         // SPORT1 Transmit Frame Sync
TFS1
                  Inp
TMR0
                         // Timer 0
                  Inp
                         // PPI_FS2
TMR1
                  Inp
                         // PPI FS2
TMR2
                  Inp
SCK
                  Inp
                         // SPI Clock
MISO
                  Inp
                         // SPI Master In Slave Out
MOSI
                  Inp
                         // SPI Master Out Slave In
```

```
// The following pins are tristateable outputs.
// These pins are tristateable outputs but can not be read back.
// Each pin can be disabled independent of the other pins.
DT0PRI
                  Inp
                         // SPORT0 Transmit Data Primary
                          // SPORT0 Transmit Data Secondary
DT0SEC
                  Inp
DT1PRI
                  Inp
                          // SPORT1 Transmit Data Primary
                  Inp
                          // SPORT1 Transmit Data Secondary
DT1SEC
// The following pins are output only pins.
// Setting to input (tristate) one of these pins results in an error.
                  Out,Hi // Bus Grant
BG#
BGH#
                  Out,Hi // Bus Grant Hang
TX
                  Out,Hi // UART Transmit
// The following pins are input only.
// Setting to output of one of these pins results in an error.
// Declaration of the direction of these pins is optional.
                         // Hardware Ready Control
ARDY
                  Inp
                          // Bus Request
BR#
                  Inp
RESET#
                  Inp
                          // Reset Input
                          // Non Maskable Interrupt
NMI
                  Inp
PPI_CLK
                  Inp
                          // PPI Clock Input
DR0PRI
                  Inp
                          // SPORT0 Receive Data Primary
DR0SEC
                  Inp
                          // SPORT0 Receive Data Secondary
DR1PRI
                  Inp
                          // SPORT1 Receive Data Primary
DR1SEC
                          // SPORT1 Receive Data Secondary
                  Inp
RX
                          // UART Receive
                  Inp
BMODE0
                  Inp
                         // Boot Mode Strap
BMODE1
                  Inp
                          // Boot Mode Strap
TEST
                  Inp
                          // ???
```

Sample File JTBF561.INI:

```
// Description file for Analog Devices ADSP-BF561
Target: Generic Target, 2005/02/22
// All chip select signals are set to output and inactive.
// All signals should be defined. Undefined signals are set to their defaults.
// Pin names are defined in upper case.
// Low active signal are signed with a trailing #.
// Group 221: All pins in this group must be set to the same direction
                   This pins are bidirectional
//
//
                   During flash programming these pins are switched between
//
                   input/inactive and output/active.
//
                   For Flash programming and other memory accesses
                   these pins should be set to Input
//
DATA0
                   Inp
                           // Data Bus
DATA1
                   Inp
                           //
                           //
DATA2
                   Inp
DATA3
                   Inp
                           //
DATA4
                           //
                   Inp
DATA5
                   Inp
                           //
DATA6
                   Inp
                           //
DATA7
                           //
                   Inp
DATA8
                   Inp
                           //
DATA9
                   Inp
                           //
DATA10
                           //
                   Inp
DATA11
                   Inp
                           //
DATA12
                   Inp
                           //
DATA13
                   Inp
                           //
DATA14
                   Inp
                           //
DATA15
                   Inp
                           //
// Group 254: All pins in this group must be set to the same direction
                   This pins are bidirectional
//
//
                   During flash programming these pins are switched between
//
                   input/inactive and output/active.
                   For Flash programming and other memory accesses
//
//
                   these pins should be set to Input
DATA16
                   Inp
                           // Data Bus
DATA17
                           //
                   Inp
                          //
DATA18
                   Inp
DATA19
                   Inp
                           //
DATA20
                           //
                   Inp
```