



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# S32V234

## S32V234 Data Sheet

### Features

- ARM® Cortex®-A53, 64-bit CPU
  - Up to 1000 MHz Quad ARM Cortex-A53
  - 32 KB/32 KB I/D- L1 Cache
  - NEON MPE co-processor
  - Dual precision FPU
  - 2 clusters with 2 CPUs and 256 KB L2 cache each
  - Memory Management Unit
  - GIC Interrupt Controller
  - ECC/parity error support for its memories
  - Generic timers
  - Fault encapsulation by hardware for redundant executed application software on multiple core cluster
- ARM Cortex-M4, 32-bit CPU
  - Up to 133 MHz
  - 16 KB/16 KB I/D- L1 Cache
  - 32+32 KB tightly coupled memory (TCM)
  - ECC/parity support for its memories
- Clocks
  - Phase Locked Loops (PLLs)
  - 1 external crystal oscillator (FXOSC)
  - 1 FIRC oscillator
- System protection and power management features
  - Flexible run modes to consume low power based on application needs
  - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
  - Power gating of unused A53 cores and GPU
  - Low and high voltage warning and detect
  - Hardware CRC module to support fast cyclic redundancy checks (CRC)
  - 120-bit unique chip identifier
  - Hardware watchdog
  - eDMA controller with 32 channels (with DMAMUX)
  - Extended Resource Domain Controller

- Safety concept
  - ISO 26262, ASIL level target
  - Measures to detect faults in memory and logic
  - Measures to detect single point and latent faults
  - Quantitative out of context analysis of functional safety (FMEDA) tailored to application specifics
  - Safety manual and FMEDA report available
- Security
  - CSE with 16 KB of on-chip Secure RAM and ROM.
  - ARM TrustZone (TZ) architecture support
  - Boot from NOR flash with AES-128 (CTR)
  - On-Chip One-Time Programmable element Controller (OCOTP\_CTRL) with on chip electrical fuse array.
  - System JTAG Controller (SJC)
- Debug functionality
  - Standard JTAG and Compact JTAG
  - 16-bit Trace port, Serial Wire Output port
- Timers
  - General purpose timers (FTM)
  - Two Periodic Interrupt Timer (PIT)
  - IEEE 1588 Timers (part of Ethernet Subsystem)
- Analog
  - 1x 12-bit 1.8 V SAR ADC with self-test
- Communications
  - UART(w/ LIN2.1I)
  - Serial peripheral interface (SPI)
  - I2C blocks
  - PCI express 2.0 with endpoint and root complex support
  - LFAST serial link
  - 1 GBit Ethernet with PTP IEEE 1588
  - FD-CAN
  - FlexRay Dual Channel, Version 2.1 RevA

- Memory interfaces
  - 32-bit DRAM Controller with support for LPDDR2/DDR3/DDR3L - Data rate of up to 1066 MT/s at 533 MHz clock frequency with ECC (SEC-DED-TED) triple error detection support for subregion
  - QuadSPI supporting Execute-In-Place (XIP)
  - Boot flash fault detection and correction using two-dimensional parity.
  - Triple fault detection and single fault correction scheme for external DDR-RAM including address/page fault detection.
- Video input interfaces, Image processing, graphics processing, display
  - Display Control Unit (2D-ACE) with 24-bit RGB, GPU frame buffer decoding
  - GPU GC3000 with frame buffer compression
  - 2x VIU (Video interface unit) for camera input
  - 2x MIPICSI2 with four lanes for camera input (support 1080 pixel @ 30 fps)
  - Image signal processor (ISP), supporting 2x1 or 1x2 megapixel @ 30 fps and 4x2 megapixel for subset of functions (exposure control, gamma correction)
  - 2x APEX2-CL Image cognition processor. APEX-642CL comprises two Array Processing Unit (APU) cores configurable as single SIMD engine with 64 16-bit Computational Units (CU), or configurable as two core MIMD engines with 32 16-bit CUs each.
  - CUs are comprised of four Functional Units: 16-bit Multiplier, Load Store Unit, ALU, and Shifter
  - JPEG video decoder (8/12-bit)
  - H.264 video decoder (8/10/12-bit), High-intra and constrained baseline formats
  - H.264 video encode (8/10/12-bit), High-intra only
  - Fast DMA for data transfers between DRAM and System RAM with CRC
- Human-Machine Interface (HMI)
  - GPIO pins with interrupt support, DMA request capability, digital glitch filter
  - Configurable slew rate and drive strength on all output pins
- System RAM
  - 4 MB On-Chip System RAM with ECC

# Table of Contents

1	Block diagram.....	5	6.3	Memory interfaces.....	25
2	Family comparison.....	5	6.3.1	QuadSPI AC specifications.....	25
2.1	Feature Set.....	5	6.4	DDR SDRAM Specific Parameters (DDR3, DDR3L, and LPDDR2).....	30
3	Ordering parts.....	8	6.4.1	DDR3 and DDR3L timing parameters .....	30
3.1	Ordering information.....	8	6.4.2	DDR3 and DDR3L read cycle.....	32
4	General.....	8	6.4.3	DDR3 and DDR3L write cycle.....	33
4.1	Operation above maximum operating conditions.....	8	6.4.4	LPDDR2 timing parameter.....	34
4.2	Recommended operating conditions.....	9	6.4.5	LPDDR2 read cycle.....	36
4.3	Power Management Controller (PMC) electrical specifications.....	10	6.4.6	LPDDR2 write cycle.....	36
4.4	Power consumption.....	11	6.5	Communication modules.....	38
4.5	Electrostatic discharge (ESD) specifications.....	13	6.5.1	DSPI timing.....	38
4.6	Electromagnetic Compatibility (EMC) specifications.....	13	6.5.2	Ultra High Speed SD/SDIO/MMC Host Interface (uSDHC).....	42
4.7	PCB routing guidelines.....	13	6.5.2.1	SDR mode timing specifications.....	42
5	I/O parameters.....	15	6.5.2.2	DDR mode timing specifications.....	43
5.1	General purpose I/O parameters.....	15	6.5.3	LFAST electrical characteristics.....	46
5.1.1	GPIO speed at various voltage levels.....	15	6.5.3.1	LFAST interface timing diagrams.....	46
5.1.2	DC electrical specifications.....	16	6.5.3.2	LFAST Interface electrical characteristics.....	47
5.2	DDR pads.....	17	6.5.4	FlexRay.....	48
5.2.1	Boot Configuration Pins Specification.....	17	6.5.4.1	FlexRay timing parameters.....	48
5.2.2	DDR3 mode.....	17	6.5.4.2	TxEN.....	48
5.2.2.1	DDR3 mode DC electrical specifications.....	17	6.5.4.3	TxD.....	49
5.2.3	DDR3L mode.....	18	6.5.4.4	RxD.....	50
5.2.3.1	DDR3L mode DC electrical specifications.....	18	6.5.5	Ethernet Controller (ENET) Parameters.....	51
5.2.4	LPDDR2 mode.....	18	6.5.5.1	Ethernet Switching Specifications.....	51
5.2.4.1	LPDDR2 mode DC electrical specifications.....	18	6.5.5.2	Receive and Transmit signal timing specifications for RMII interfaces.....	51
6	Peripheral operating requirements and behaviors.....	19	6.5.5.3	Receive and Transmit signal timing specifications for MII interfaces.....	52
6.1	Analog modules.....	19	6.5.5.4	Receive and Transmit signal timing specifications for RGMII interfaces.....	53
6.1.1	ADC electrical specifications.....	19	6.5.5.5	MII/RMII Serial Management channel timing (MDC/MDIO).....	54
6.1.1.1	Input equivalent circuit.....	20	6.5.6	PCI Express specifications.....	55
6.1.2	Thermal Monitoring Unit (TMU).....	22	6.5.7	IIC timing.....	56
6.2	Clocks and PLL interfaces modules.....	22	6.5.8	LINFlex timing.....	58
6.2.1	Main oscillator electrical characteristics.....	22	6.6	Display modules.....	58
6.2.2	48 MHz FIRC electrical characteristics.....	23	6.6.1	Display Control Unit (2D-ACE) Parameters.....	58
6.2.3	PLL electrical specifications.....	23			
6.2.4	DFS electrical specifications.....	24			
6.2.5	LFAST PLL Electrical Specifications.....	24			

6.6.1.1	Interface to TFT panels.....	58	6.10	External interrupt timing (IRQ pin).....	71
6.6.1.2	Interface to TFT LCD Panels—Pixel Level Timings.....	59	7	Thermal attributes.....	72
6.6.1.3	Interface to TFT LCD panels—access level.....	60	7.1	Thermal attributes.....	72
6.6.2	Video input unit (VIU) timing specifications.....	61	8	Dimensions.....	72
6.6.3	MIPICSI2 D-PHY electrical and timing parameters.	62	8.1	Obtaining package dimensions .....	72
6.6.3.6	NOTICE OF DISCLAIMER.....	65	9	Pinouts.....	73
6.7	Debug specifications.....	66	9.1	Package pinouts and signal descriptions.....	73
6.7.1	JTAG interface timing.....	66	10	Reset sequence.....	73
6.7.2	Debug trace timing specifications.....	70	10.1	Reset sequence duration.....	73
6.8	Wakeup Unit (WKPU) AC specifications.....	71	10.2	Boot performance matrix.....	73
6.9	RESET pin glitch filter specifications.....	71	10.3	Reset sequence description.....	74
			11	Power sequencing requirements.....	77
			12	Revision history.....	78

# 1 Block diagram




Figure 1. Block diagram

# 2 Family comparison

## 2.1 Feature Set

This family of devices supports the following features:

Table 1. Feature Set

Feature	S32V234	S32V232
ARM Cortex-A53 Core	<ul style="list-style-type: none"> <li>Up to 1000 MHz Quad ARM Cortex-A53</li> <li>32 KB/32 KB I-/D- L1 Cache</li> <li>NEON MPE co-processor</li> <li>Dual precision FPU</li> <li>256 KB L2 Cache per cluster</li> <li>MMU</li> <li>GIC interrupt controller</li> </ul>	<ul style="list-style-type: none"> <li>Up to 800 MHz Dual ARM Cortex-A53 (single cluster)</li> <li>Rest all features same as S32V234</li> </ul>

Table continues on the next page...

**Table 1. Feature Set (continued)**

Feature	S32V234	S32V232
	<ul style="list-style-type: none"> <li>ECC/parity error support for its memories</li> <li>Generic timers</li> </ul>	
ARM Cortex-M4 Core	<ul style="list-style-type: none"> <li>Up to 133 MHz</li> <li>16 KB/16 KB I-/D- L1 Cache</li> <li>32+32 KB tightly coupled memory (TCM)</li> <li>ECC/parity support for its memories</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Clocks	<ul style="list-style-type: none"> <li>Phase Locked Loops (PLLs)</li> <li>1 external crystal oscillators (FXOSC)</li> <li>1 FIRC</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
System, protection and power management features	<ul style="list-style-type: none"> <li>Flexible run modes to consume lower power based on application needs.</li> <li>Peripheral clock enable registers can disable clocks to unused modules, thereby reducing currents</li> <li>Low and high voltage warning and detect</li> <li>Hardware CRC module to support fast cyclic redundancy checks (CRC)</li> <li>120-bit unique chip identifier</li> <li>Hardware watchdog</li> <li>Safe eDMA controller with 32 channels (with DMAMUX)</li> <li>Extended Resource Domain Controller</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Safety concept	<ul style="list-style-type: none"> <li>ISO 26262, ASIL level target as per safety concept</li> <li>Measures detecting faults in memory and logic</li> <li>Measures to detect single point and latent faults</li> <li>Quantitative out of context analysis of functional safety (FMEDA) tailored to application specifics</li> <li>Safety manual and FMEDA report available</li> <li>Boot flash authentication and fault detection and correction using AES-128 and two-dimensional parity.</li> <li>Double and triple fault detection and single fault correction scheme for external DDR-RAM including address/page fault detection.</li> <li>Fault encapsulation by hardware for redundant executed application software on multiple core cluster.</li> <li>Structural software based self test routines providing high diagnostic coverage.</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Debug	<ul style="list-style-type: none"> <li>Standard JTAG</li> <li>16-bit Trace port, Serial Wire Output port</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Timers	<ul style="list-style-type: none"> <li>General purpose timers (FTM)</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>

*Table continues on the next page...*

**Table 1. Feature Set (continued)**

Feature	S32V234	S32V232
	<ul style="list-style-type: none"> <li>Two Periodic Interrupt Timer (PIT)</li> <li>IEEE 1588 Timers (part of Ethernet Subsystem)</li> </ul>	
Communications	<ul style="list-style-type: none"> <li>UART(w/ LIN2.1I)</li> <li>Serial peripheral interface (SPI)</li> <li>I2C blocks</li> <li>PCI express 2.0 with endpoint and root complex support</li> <li>LFAST serial link</li> <li>1 GBit Ethernet with PTP IEEE 1588</li> <li>FD-CAN</li> <li>Flexray Dual Channel, Version 2.1 RevA</li> </ul>	<ul style="list-style-type: none"> <li>UART(w/ LIN2.1I)</li> <li>Serial peripheral interface (SPI)</li> <li>I2C blocks</li> <li>LFAST serial link</li> <li>1 GBit Ethernet with PTP IEEE 1588</li> <li>FD-CAN</li> <li>Flexray Dual Channel, Version 2.1 RevA</li> </ul>
Memory Interfaces	<ul style="list-style-type: none"> <li>32-bit DRAM Controller with support for LPDDR2/DDR3/DDR3L - Data rate of up to 1066 MT/s at 533 MHz clock frequency with ECC (SEC-DED-TED) single error correction, double error detection, and triple error detection support for subregion</li> <li>Dual QuadSPI supporting Execute-In-Place (XIP)</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Video input interfaces, Image processing, graphics processing, display	<ul style="list-style-type: none"> <li>Display Control Unit (2D-ACE) with 24-bit RGB, GPU framebuffer decoding</li> <li>GPU GC3000 with frame buffer compression</li> <li>2x Video interface unit (VIU) for camera input</li> <li>2x CSI with 4 lanes for camera input (support 1080p @ 30fps)</li> <li>Image signal processor (ISP), supporting 2x1 or 1x2 MPixel @ 30fps and 4x1 MPixel for subset of functions (exposure control, gamma correction)</li> <li>2x APEX2-CL Image cognition processor (dual 32-bit array processor)</li> <li>JPEG video decoder (8/12-bit)</li> <li>H.264 video decoder (8/10/12-bit), High-intra and constrained baseline formats</li> <li>H.264 video encoder (8/10/12-bit), I-frames only</li> <li>Safe Fast DMA for data transfers between DRAM and System RAM with CRC</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Analog	<ul style="list-style-type: none"> <li>1x 12-bit SAR ADC with self-test</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
Human-Machine Interface (HMI)	<ul style="list-style-type: none"> <li>SIUL, GPIO pins with interrupt support, DMA request capability, digital glitch filter.</li> <li>Configurable slew rate and drive strength on all output pins</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>
System RAM	<ul style="list-style-type: none"> <li>4 MB On-Chip System RAM with ECC</li> </ul>	<ul style="list-style-type: none"> <li>3 MB On-Chip System RAM with ECC</li> </ul>
Power Consumption	<ul style="list-style-type: none"> <li>Run modes:</li> </ul>	<ul style="list-style-type: none"> <li>Same as S32V234</li> </ul>

**Table 1. Feature Set**

Feature	S32V234	S32V232
	<ul style="list-style-type: none"> <li>Frequency scaling and clock gating for processing blocks and peripherals in run mode</li> </ul>	

## 3 Ordering parts

### 3.1 Ordering information

The orderable part numbers of this chip are in the table below:

**Table 2. Ordering information**

Part number	ISP	GPU	CSE	Low power (leakage based)	No. of cores	Frequency
FS32V234CMN1VUB	Yes	Yes	No	No	4	1 GHz
FS32V234CON1VUB	Yes	Yes	Yes	No	4	1 GHz
FS32V234BMM1VUB	Yes	Yes	No	No	4	800 MHz
FS32V234BJN1VUB	Yes	No	No	Yes	4	800 MHz
FS32V232BMM1VUB	Yes	Yes	No	No	2	800 MHz
FS32V234BLN1VUB	Yes	No	Yes	Yes	4	800 MHz
FS32V234CKN1VUB	Yes	No	Yes	No	4	1 GHz

## 4 General

### 4.1 Operation above maximum operating conditions

**Table 3. Operation above maximum operating conditions**

1.8 V DGO Voltage Domain			
Electrical Specifications	Value	Conditions	Junct Temp
Absolute Maximum Supply Voltage	3.0 V	< 60 s	25 °C
Absolute Maximum Supply Voltage	2.3 V	< 10 hr	25 °C
Operating Max Supply Voltage	1.98 V	—	—

*Table continues on the next page...*

**Table 3. Operation above maximum operating conditions (continued)**

<b>Core Voltage Domain</b>			
Electrical Specifications	Value	Conditions	Junct Temp
Absolute Maximum Supply Voltage	1.29 V	< 60 s	25 °C
Absolute Maximum Supply Voltage	1.1 V	< 10 hr	25 °C
Operating Max Supply Voltage	1.05 V	—	—
<b>3.3 V DGO Voltage Domain</b>			
Electrical Specifications	Value	Conditions	Junct Temp
Absolute Maximum Supply Voltage	4.95 V	< 60 s	25 °C
Absolute Maximum Supply Voltage	4.29 V	< 10 hr	25 °C
Operating Max Supply Voltage	3.6 V	—	—

## 4.2 Recommended operating conditions

**Table 4. Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>DD_GPIO0</sub>	3.3 V I/O segment GPIO0 supply voltage	—	3.15	3.6	V
V <sub>DD_GPIO&lt;n=1,2&gt;</sub>	1.8 V input/output supply voltage	—	1.71	1.95	V
V <sub>DD_HV_IO_VIU0</sub>	3.3 V input/output supply voltage	—	3.15	3.6	V
V <sub>DD_HV_IO_VIU1</sub>					
V <sub>DD_HV_IO_DIS</sub>					
V <sub>DD_HV_IO_FLA</sub>					
V <sub>DD_HV_IO_ETH</sub>	1.5 V I/O supply voltage	—	1.425	1.575	V
	1.8 V I/O supply voltage	—	1.71	1.95	V
	2.5 V I/O supply voltage	—	2.375	2.625	V
	3.3 V I/O supply voltage	—	3.15	3.6	V
V <sub>SS</sub>	Common ground voltage <sup>1</sup>	—	0	0	V
V <sub>DD_LV_CORE_SOC</sub> , V <sub>DD_LV_CORE_ARM</sub> , V <sub>DD_LV_CORE_GPU</sub>	1.0 V core domain supply voltage <sup>2</sup>	—	0.95	1.05	V
V <sub>DD_HV_CSI</sub>	1.8 V supply voltage (for MIPICSI2 D PHY)	—	1.71	1.95	V
V <sub>DD_LV_CSI</sub>	1.0 V supply voltage (for MIPICSI2 D PHY)	—	0.95	1.05	V
V <sub>DD_HV_PLL</sub> , V <sub>DD_HV_LFASTPLL</sub> , V <sub>DD_HV_FXOSC</sub>	1.8 V supply voltage (for analog circuits, PLLs)	—	1.71	1.95	V

Table continues on the next page...

**Table 4. Recommended operating conditions (continued)**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD\_HV\_PMC}$ , $V_{DDIO\_LFAST}$ , $V_{DD\_HV\_EFUSE}$ , $V_{DD\_HV\_DDR}$					
$V_{DD\_LV\_PLL}$	1.0 V supply voltage (for analog circuits, PLLs)	—	0.95	1.05	V
$V_{DD\_LV\_POST}$					
$V_{REFH\_ADC}$	1.8 V ADC high reference voltage	—	1.71	1.95	V
$V_{DD\_HV\_ADV}$	1.8 V ADC supply voltage	—	1.71	1.95	V
$V_{SS\_HV\_ADV}$	ADC ground and low reference voltage	—	0	0	V
$V_{REFL\_ADC}$	1.8 V ADC supply ground	—	0	0	V
$V_{DD\_DDR\_IO}$	DDR I/O supply voltage LPDDR2	—	1.14	1.30	V
	DDR I/O supply voltage DDR3	—	1.425	1.575	V
	DDR I/O supply voltage DDR3L	—	1.283	1.45	V
$P_{CIE\_VP}$	PCIe supply voltages	—	0.95	1.05	V
$P_{CIE\_VPH}$		—	1.71	1.95	V
$T_A$	Ambient temperature	—	-40	105 <sup>3</sup>	°C
$T_J$	Junction temperature under bias	—	-40	125	°C
$TV_{DD}$	Supply ramp rate for all supplies on the device	—	0.05	25	V/ms

1. All the grounds viz.  $V_{SS}$ ,  $V_{SS\_XOSC}$ , and  $V_{SS\_HV\_ADV}$  are tied together at the package level.
2.  $V_{DD\_LV\_CORE\_SOC}$ ,  $V_{DD\_LV\_CORE\_ARM}$ , and  $V_{DD\_LV\_CORE\_GPU}$  supply balls should all be connected together to one power plane and one regulator to avoid voltage level differences. If the GPU is power gated as it is not used, the  $V_{DD\_LV\_CORE\_GPU}$  supply balls have to be statically connected to the ground plane. If the second ARM CPUs per cluster is power gated as they are not used, the  $V_{DD\_LV\_CORE\_ARM}$  supply balls have to be statically connected to the ground plane.
3. Maximum ambient temperature requires management of the heat dissipation to ensure the device junction temperature does not exceed the maximum.

## 4.3 Power Management Controller (PMC) electrical specifications

PMC is composed of the following blocks:

- Low voltage detector (LVD\_33\_PMC) for 3.3 V  $VDD\_GPIO0$  supply (GPIO segment and PMC) and Low Voltage Detector for FIR (VDD\_HV\_OSC)
- Low voltage detector (LVD\_18) for  $VDD\_HV\_PMC$
- Low voltage detector (LVD\_18) for  $VDD\_HV\_FXOSC$
- High voltage detector (HVD\_18) for  $VDD\_HV\_PMC$
- Low voltage detector (LVD\_CORE) for  $VDD\_LV\_CORE\_SOC$
- High voltage detector (HVD\_CORE) for  $VDD\_LV\_CORE\_SOC$
- Power on Reset (POR)

**Table 5. PMC electrical specifications**

Supply	Parameter	Conditions	Threshold	Min	Typical	Max	Status during power-up	Unit
VDD_LV_CORE_SOC	low voltage monitoring	Native	VTL <sup>1</sup>	836	880	924	Enabled	mV
			VTH <sup>2</sup>	850	895	940		
	Trimmed		VTL	896	910	924		
			VTH	911	925	946		
VDD_LV_CORE_SOC	high voltage monitoring	Trimmed	VTL	1049	1065	1093	Disabled	mV
			VTH	1064	1080	1093		
VDD_HV_PMC	PMC supply low voltage monitor	Native	VTL	1511	1590	1670	Enabled	mV
			VTH	1525	1605	1685		
	Trimmed		VTL	1620	1650	1680		
			VTH	1635	1665	1695		
VDD_HV_PMC	PMC supply high voltage monitor	Trimmed	VTL	2004	2045	2086	Disabled	mV
			VTH	2019	2060	2101		
VDD_GPIO0	low voltage monitor	Native	VTL	2727	2870	3014	Enabled	mV
			VTH	2746	2890	3035		
	Trimmed		VTL	2857	2915	2973		
			VTH	2876	2935	2994		
VDD_HV_OSC	OSC supply low voltage monitor	Native	VTL	1511	1590	1670	Enabled	mV
			VTH	1525	1605	1685		
	Trimmed		VTL	1620	1650	1680		
			VTH	1635	1665	1695		
PMC_BGREF	PMC Band Gap Reference value	Trimmed	-	1176	1200	1224	Enabled	mV

1. Lower threshold/assert point
2. Upper threshold/release point

## 4.4 Power consumption

The following table shows the power consumption data. These specifications are subject to change per device characterization.

**Table 6. Power consumption**

Parameter	Description	Max Values
VDD_LV_CORE <sup>1,2</sup>	S32V234 Device in reset 'front view/low power part' @ 125 °C	3 A

*Table continues on the next page...*

**Table 6. Power consumption (continued)**

Parameter	Description	Max Values
	S32V232 Device in reset 'low power part' w/o GPU and w/o A53 CPU3 and CPU4 @ 125 °C	2.7 A
	S32V234 Device in reset 'high speed part' with GPU @ 125 °C	6.4 A
	S32V234 Device in reset 'high speed part' without GPU @ 125 °C	4.8 A
	Adder 4x A53 CPU with Dhystone MIPS running on each CPU @1 GHz <sup>3</sup>	1.4 A
VDD_HV_CSI	Current for both MIPICSI2 interfaces operating as per 1) RX Operation at 1.5 Gbps per MIPICSI2 2) MIPICSI2 not used (IP Powered and Disabled)	1) 10 mA 2) 1 mA
VDD_LV_CSI	Current for both MIPICSI2 interfaces operating as per 1) RX Operation at 1.5 Gbps per MIPICSI2 2) MIPICSI2 not used (IP Powered and Disabled)	1) 40 mA 2) 13 mA
VDD_HV_PLL	All five PLLs operating at 1 GHz VCO frequency	35 mA
VDD_HV_LFASTPLL	Use case: 1) PLL operating with 320 MHz (LFAST used) 2) PLL not operational (LFAST not used)	1) 26 mA 2) .1 mA
VDD_HV_FXOSC	Shared supply for FXOSC operating with 40 MHz crystal and FIRC oscillator	5 mA
VDD_HV_PMC	As per default usage (no use case differentiation)	10 mA
VDD_HV_EFUSE	Use case: 1) eFuse programming happening	1) 10 mA
VDD_LV_PLL	All five PLLs operating at 1 GHz VCO frequency	80 mA
PCIE_VP	Use case: 1) 5 GHz operation (PCIe 2.0) 2) Reset/idle	1) 80 mA 2) 30 mA
PCIE_VPH	Use case: 1) 5 GHz operation (PCIe 2.0) 2) Reset/idle	1) 50 mA 2) 20 mA

1. Data represented is at 125 °C and 1.01 V vdd conditions
2. Includes SoC, GPU, and ARM supply combinations depending on use case description.

3. Adder to the static idd current component. 4xCortex A53 executing Dhystone MIPS in AArch64 and the interconnect, System RAM, FastDMA, Cortex M4, peripheral bridges, FCCU, CSE, MEMU, PCIe, and STCU are clocked - static power consumption excluded.

## 4.5 Electrostatic discharge (ESD) specifications

Electrostatic discharges are applied to the pins of each sample in conformity with AEC-Q100-002/-011 to meet the HBM and CDM ratings described below.

**Table 7. ESD ratings<sup>1</sup>**

Symbol	Parameter	Conditions	Class	Max value <sup>2</sup>	Unit
$V_{ESD(HBM)}$	Electrostatic discharge (Human Body Model)	$T_A = 25^\circ\text{C}$ conforming to AEC-Q100-002	H1C	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge (Charged Device Model)	$T_A = 25^\circ\text{C}$ conforming to AEC-Q100-011	C3A	500 750 (corners)	V

1. A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.
2. Data based on characterization results, not tested in production.

## 4.6 Electromagnetic Compatibility (EMC) specifications

EMC measurements to IC-level IEC standards are available from NXP on request.

## 4.7 PCB routing guidelines

### DDR3/DDR3L PCB design

- CLK/Address/Commands
  - Route with 50 ohm controlled impedance and differential pair (CLK) with 100 ohm controlled impedance
  - Use Fly by topology in case of multiple memory components
  - Address and command lines Terminated to VTT with 50 ohm
  - To be referenced with Power, not Ground
  - Address/Cmd to be routed within 66 mils with respect to CLK and to be matched from controller to memory; memory to memory as well
  - All traces to be routed in internal layers
  - Preference is to use only two layers for routing this group
  - Limit the via number to less than three

**NOTE**

The differential clock lines on the DDR3 interface should use AC termination scheme, with a  $0.1 \mu\text{F}$  series capacitor and referenced to DDR IO supply ( $\text{V}_{\text{DD\_DDR\_IO}}$ ).

- Data/Strobe

- Route with 50 ohm controlled impedance and differential pair (DQS strobe) with 100 ohm controlled impedance
- Data to be routed within 33 mils with respect to respective strobe
- To be referenced with Ground
- All traces to be routed in internal layers
- Strictly to be routed in only two layers
- Avoid more than two vias

**LPDDR2 PCB design**

- CLK/Address/Commands

- Route with 50 ohm controlled impedance and differential pair (CLK) with 100 ohm controlled impedance
- To be referenced with Power, not Ground
- Address/Cmd to be routed within 66 mils with respect to CLK and to be matched from controller to memory
- All traces to be routed in internal layers and delay should be less than 150 ps
- Preference is to use only two layers for routing this group
- Limit the via number to less than three

- Data/Strobe

- Route with 50 ohm controlled impedance and differential pair (DQS strobe) with 100 ohm controlled impedance
- Data to be routed within 33 mils with respect to respective strobe
- To be referenced with Ground
- All traces to be routed in internal layers and delay should be less than 150 ps
- Strictly to be routed in only two layers
- Avoid more than two vias

**GPIO Interfaces**

- QuadSPI
  - Put 22 ohm series termination on board when operating with DSE <2:0> 111
- TRACE
  - Put 22 ohm series termination on board when operating with DSE <2:0> 111
- ENET
  - Put 22 ohm series termination on board when operating with DSE <2:0> 111

## 5 I/O parameters

### 5.1 General purpose I/O parameters

#### 5.1.1 GPIO speed at various voltage levels

**NOTE**

Rise/fall times numbers in Datasheet are guaranteed by design; to obtain actual rise/fall times parameters with specific packages and boards, use appropriate I/O IBIS model.

**Table 8. GPIO rise/fall times (1.8 V range)**

Parameter	Symbol	Drive strength ipp_dse<1:0>	Slew rate	Test conditions	Typ	Max	Unit
IO output transition time, rise/fall <sup>1</sup>	tpr	011	slow fast	15 pF Cload on pad  ipp_do input transition time 120 ps		2.56/2.51 1.97/2.20	ns
		100	slow fast			3.08/3.02 2.59/2.58	
		101	slow fast			2.56/2.42 1.84/1.96	
		111	slow fast			1.82/1.67 1.13/1.24	

1. Max condition: wcs model, 0.9 V vddi, 1.62 V ovdd, and 125 °C. Input transition time is 120 ps.

Slow slew rate means ipp\_fsel = '00', fast slew rate means ipp\_fsel = '11'

**Table 9. GPIO rise/fall times (2.5 V range)**

Parameter	Symbol	Drive strength ipp_dse<1:0>	Slew rate	Test conditions	Typ	Max	Unit
IO output transition time, rise/fall <sup>1</sup>	tpr	011	slow fast	15 pF Cload on pad  ipp_do input transition time 120 ps		3.44/3.04 2.75/2.55	ns
		100	slow fast			4.05/3.54 3.56/2.97	
		101	slow fast			3.39/2.93 2.72/2.47	
		111	slow fast			2.31/2.03 1.80/1.75	

1. Max condition for tpr: wcs model, 0.9 V vddi, 2.25 V ovdd, and 125 °C. Input transition time is 125 ps. Slow slew rate means ipp\_fsel = '00', fast slew rate means ipp\_fsel = '11'

**Table 10. GPIO rise/fall times (3.3 V range)**

Parameter	Symbol	Drive strength ipp_dse<1:0>	Slew rate	Test conditions	Typ	Max	Unit		
IO output transition time, rise/fall <sup>1</sup>	tpr	011	slow fast	15 pF Cload on pad ipp_do input transition time 120 ps		3.47/3.16	ns		
		100	slow fast			2.90/2.73			
		101	slow fast			4.09/3.58			
		111	slow fast			3.73/3.07			
						3.29/3.00			
						2.68/2.37			
						2.23/2.18			
						1.47/1.57			

1. Max condition for tpr: wcs model, 0.9 V vddi, 2.97 V ovdd, and 125 °C. Input transition time is 120 ps.  
 slow slew rate means ipp\_fsel = '00', fast slew rate means ipp\_fsel = '11'

## 5.1.2 DC electrical specifications

**Table 11. DC electrical specifications**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
Voh	High-level output voltage	IoH=-100 μA	ovdd <sup>1</sup> -0.15	—	—	V
Vol	Low-level output voltage	IoL=100 μA	—	—	0.15	V
Vihf	High-Level DC input voltage	—	0.7*ovdd	—	ovdd	V
Vil	Low-Level DC input voltage	—	0	—	0.2*ovdd	V
lin <sup>2</sup>	Input current (no pull-up/down)	Vin = ovdd or 0	—	—	8	μA
lin_33pu <sup>2</sup>	Input current (33 kilohm PU)	Vin = 0 Vin = ovdd	— —	— —	220 6	μA
lin_50pu <sup>2</sup>	Input current (50 kilohm PU)	Vin = 0 Vin = ovdd	— —	— —	150 6	μA
lin_100pu <sup>2</sup>	Input current (100 kilohm PU)	Vin = 0 Vin = ovdd	— —	— —	60 6	μA
lin_100pd <sup>2</sup>	Input current (100 kilohm PD)	Vin = 0 Vin = ovdd	— —	— —	8 50	μA

1. ovdd is the IO supply for the pads.  
 2. Max condition: bcs model, 3.6 V, and 125 °C. These values are for I/O buffers.

### NOTE

After bootup, application software should switch to manual voltage detect mode using VSEL\_x settings of SRC\_GPR14 register to ensure optimum performance of the GPIO pads.

Please refer to SRC chapter in the Reference Manual for the register details.

**Table 12. Current-draw Characteristics for DDR\_VREF**

Symbol	Parameter	Min	Max	Unit
DDR_VREF	Current-draw characteristics for DDR_VREF	—	1	mA

## 5.2 DDR pads

### 5.2.1 Boot Configuration Pins Specification

Value driven on RCON and BOOTMOD pins should be stable for atleast 1  $\mu$ s after RESET pin is deasserted.

### 5.2.2 DDR3 mode

#### 5.2.2.1 DDR3 mode DC electrical specifications

**Table 13. DDR3 mode DC electrical specifications**

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
High-level output voltage	Voh	IoH=-100 $\mu$ A	0.8*ovdd	—	—	V
Low-level output voltage	Vol	IoL=100 $\mu$ A	—	—	0.2*ovdd	V
High-level DC input voltage	Vih (DC)	—	Vref + 0.2	—	ovdd	V
High-level DC input voltage	Vil (DC)	—	ovss	—	Vref - 0.2	V
Input reference voltage	Vref	—	0.49*ovdd	0.5*ovdd	0.51*ovdd	V
Termination voltage <sup>1</sup>	Vtt	—	0.49*ovdd	0.5*ovdd	0.51*ovdd	V
Input current (no pullup/pulldown) <sup>2</sup>	Iin	Vi = 0 or ovdd	—	—	5	$\mu$ A
Pullup/pulldown impedance mismatch	MMpupd	34 Ohm full strength driver	-10	—	+10	%
Driver 240 Ohm unit calibration resolution	Rres	—	—	—	10	$\Omega$
Rkeep <sup>3</sup>	Pad keeper resistance	—	20	—	50	k $\Omega$

1. Vtt is expected to track ovdd/2.
2. Typ condition: typ model, 1.5V, and 25 °C. Max condition: bcs model, 1.575V, and -40 °C. Min condition: wcs model, 1.425V, and 125 °C.

## LPDDR2 mode

3. Typ condition: typ model, 1.5 V, and 25 °C, max condition: wcs model, 1.425 V, and 125 °C, min condition: bcs model, 1.575 V, and -40 °C.

## 5.2.3 DDR3L mode

### 5.2.3.1 DDR3L mode DC electrical specifications

**Table 14. DDR3L mode DC electrical specifications**

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
High-level output voltage	Voh	Ioh = -100 µA	0.8*ovdd	—	—	V
Low-level output voltage	Vol	Iol = 100 µA	—	—	0.2*ovdd	V
High-level DC input voltage	Vih (DC)	—	Vref + 0.2	—	ovdd	V
High-level DC input voltage	Vil (DC)	—	ovss	—	Vref - 0.2	V
Input reference voltage	Vref	—	0.49*ovdd	0.5*ovdd	0.51*ovdd	V
Vref current draw	Icc-vref	—	—	—	1	mA
Termination voltage	Vtt	—	0.49*ovdd	0.5*ovdd	0.51*ovdd	V
Input current (no pullup/pulldown)	Iin	Vi = 0 or ovdd	—	—	5	µA
Pullup/pulldown impedance mismatch (full strength driver)	MMpupd	—	-10	—	+10	%
Driver unit (240 Ohm) calibration resolution	Rres	—	—	—	10	Ω
Rkeep	Pad keeper resistance	—	20	—	50	kΩ

## 5.2.4 LPDDR2 mode

### 5.2.4.1 LPDDR2 mode DC electrical specifications

**Table 15. LPDDR2 mode DC electrical specifications**

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
High-level output voltage	Voh	Ioh = -100 µA	0.9*ovdd	—	—	V
Low-level output voltage	Vol	Iol = 100 µA	—	—	0.1*ovdd	V
Input reference voltage	Vref	—	0.49*ovdd	0.5*ovdd	0.51*ovdd	V
High-level DC input voltage	Vih (DC)	—	Vref + 0.17	—	ovdd	V
High-level DC input voltage	Vil (DC)	—	ovss	—	Vref - 0.17	V
Input current (no pullup/pulldown) <sup>1</sup>	Iin	Vi = ovdd or 0	—	—	5	µA
Pullup/pulldown impedance mismatch	MMpupd	34 Ohm full strength driver	-15	—	+15	%

Table continues on the next page...

**Table 15. LPDDR2 mode DC electrical specifications (continued)**

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Driver 240 Ohm unit calibration resolution	R <sub>res</sub>	—	—	—	10	Ω
R <sub>keep</sub> <sup>2</sup>	Pad keeper resistance	—	20	—	50	kΩ


1. Typ condition: typ model, 1.2 V, and 25 °C. Max condition: bcs model, 1.32 V, and -40 °C. Min condition: wcs model, 1.14 V, and 125 °C.
2. Typ condition: typ model, 1.2 V, and 25 °C, max condition: wcs model, 1.14 V, and 125 °C, min condition: bcs model, 1.32 V, and -40 °C.

## 6 Peripheral operating requirements and behaviors

### 6.1 Analog modules

#### 6.1.1 ADC electrical specifications

The device provides a 12-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

**Figure 2. ADC characteristics and error definitions****NOTE**

While measuring scaled supply voltages on ADC Channels, Maximum (+5/-10%) variation can be expected .

### 6.1.1.1 Input equivalent circuit




Figure 3. Input equivalent circuit

Table 16. ADC conversion characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{CK}$	ADC Input Clock frequency (Bus clock)	—	20	—	80	MHz
$f_{AD\_clk}$	ADC Conversion clock frequency <sup>1</sup>		20		40	MHz
$f_s$	Sampling frequency	—	—	—	0.5	MHz
$t_{sample}$	Sample time <sup>2</sup>		500	—	—	ns
$t_{conv}$	Conversion time <sup>3</sup>		1400	—	—	ns
$C_S$	ADC input sampling capacitance	—	—	—	5	pF
$C_{P1}$	ADC input pin capacitance 1	—	—	—	5	pF
$C_{P2}$	ADC input pin capacitance 2	—	—	—	0.8	pF
$R_{SW1}$	Internal resistance of analog source	—	—	—	875	$\Omega$
$R_{AD}$	Internal resistance of analog source	—	—	—	825	$\Omega$
INL <sup>4</sup>	Integral non linearity	—	-3	—	3	LSB
DNL	Differential non linearity	—	-2	—	2	LSB
OFS	Offset error	—	-6	—	6	LSB
GNE	Gain error	—	-6	—	6	LSB
Input (single ADC channel)	Max leakage	125C	—	—	2000	nA
TUE	Total unadjusted error	—	-8	—	8	LSB

## Clocks and PLL interfaces modules

1. Please see description of Clock & reset section in ADC chapter in Reference Manual for details. User need to generate  $AD\_clk = 40$  MHz for 0.5 MSPS operation. For example, if  $f_{ck} = 80$  MHz, configure MCR[8].ADCLKSE = 0 and MCR[4].ADCLKDIV = 0 (default).
2. During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within  $t_{sample}$ . After the end of the sample time  $t_{sample}$ , changes of the analog input voltage have no effect on the conversion result. Values for the sample clock  $t_{sample}$  depend on programming. For internal ADC channels, the minimum sampling time required is 3 microsecond.
3. This parameter does not include the sample time  $t_{sample}$ , but only the time for determining the digital result and the time to load the result register with the conversion result.
4. Specifications are quoted here for input signal ranging from 150 mV to VDD\_HV\_ADC - 150 mV. For signals outside this range, the Specifications may degrade beyond limits specified in this table.

### 6.1.2 Thermal Monitoring Unit (TMU)

The following table describes TMU electrical characteristics.

**Table 17. TMU electrical characteristics**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$T_j$	Temperature monitoring range	—	-40	—	125	°C
$T_{SENS}$	Sensitivity	—	—	2.5	—	mV/°C
$T_{ACC}$	Accuracy	$T_J = -40$ °C to 40 °C	-10	—	+10	°C
		$T_J = 40$ °C to 125 °C	-6	—	+6	°C

## 6.2 Clocks and PLL interfaces modules

### 6.2.1 Main oscillator electrical characteristics

The device provides an oscillator/resonator driver of a Pierce-type structure.

**Table 18. Main oscillator electrical characteristics**

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$f_{FXOSCHS}$	Oscillator frequency	—	—	40.0	n/a	MHz
$T_{FXOSCHSSU}$	Oscillator start-up time	$f_{FXOSCHS} = 40$ MHz	—	—	$2^{1}$	ms
$V_{IH}$	Input high level CMOS Schmitt Trigger	$V_{ref} = 0.5 * VDD\_HV\_OSC$ where $VDD\_HV\_OSC$ is FXOSC HV Supply	$V_{ref} + 0.5$	—	$VDD\_HV\_OSC$	V
$V_{IL}$	Input low level CMOS Schmitt Trigger	$V_{ref} = 0.5 * VDD\_HV\_OSC$ where $VDD\_HV\_OSC$ is FXOSC HV Supply	0	—	$V_{ref} - 0.5$	V

- The start-up time is dependent upon crystal characteristics, board leakage, etc, high ESR and excessive capacitive loads can cause long start-up time

Following crystals are used in internal crystal oscillator validation:

- NX3225 – 40 MHz; Load capacitance = 8 pF
- NX5032 – 40 MHz; Load capacitance = 8 pF

## 6.2.2 48 MHz FIRC electrical characteristics

Table 19. FIRC electrical specifications

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$f_{\text{Target}}$	FIRC target frequency (trimmed)	—	—	48	—	MHz
$\delta f_{\text{var\_T}}$	FIRC frequency variation with respect to supply and temperature after process trimming	—	-10	—	+10	%

## 6.2.3 PLL electrical specifications

Table 20. PLL electrical characteristics <sup>1</sup>

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$f_{\text{PLLIN}}$	PLL input clock <sup>2</sup>	—	20 <sup>3</sup>	—	40 <sup>3</sup>	MHz
$\Delta_{\text{PLLIN}}$	PLL input clock duty cycle <sup>2</sup>	—	40	—	60	%
$t_{\text{PLLOCK}}$	PLL lock time	—	—	—	100	$\mu\text{s}$
$\Delta_{\text{PLLT}}$	Period jitter	—	—	—	150	ps
$\Delta_{\text{PLLTIE}}$	TIE	—	—	—	560	ps
$f_{\text{PLLMOD}}$	SSCG modulation frequency	—	—	—	32	kHz
$\delta_{\text{PLLMOD}}$	SSCG modulation depth (Down Spread)	—	0.50	—	2.7 <sup>4</sup>	%

- The jitter values are guaranteed for following conditions:
  - Measurement being done on LFAST TX pad with observed frequency greater than 250 M and less than 320 M
  - Minimum SOC activity - Operations required to observe clock must be functional.
  - Maximum frequency change in SSCG modulation is limited by following relation: Modulation Depth \* VCO Frequency < PLL Reference (PFD) Frequency
- PLL0IN clock retrieved from either internal RCOSC or external FXOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode.
- The PLLIN clock is the frequency after the PREDIV(Pre-divider) value division, and before the Phase detector block. Please refer to the PLLs section of clocking chapter in the Reference Manual.

## Clocks and PLL interfaces modules

4. STEPSIZE x STEPNO < 18432

For the PLL frequencies supported by this device, refer to the Table - "PLL frequencies" in the "Clocking" chapter of the Reference Manual.

### 6.2.4 DFS electrical specifications

DFS takes input clock from PLL output. Here is relation between input and output clock of each phase divider:

$$F(\text{dfsclkout}) = F(\text{dfsclkin})/[mfi + (mf\text{n}/256)]$$

mfi : integer part of division [1:255]

mf\text{n}: Fractional part of division [1:255]

**Table 21. DFS electrical specification<sup>1</sup>**

Parameter	Min	Typical	Max	Unit
Input Frequency	800	—	1066	MHz
Period jitter	—	—	300	ps
TIE	—	—	600	ps

1. DFSEs mfi, mf\text{n} and frequencies are defined and restricted as per Reference Manual. See the table "DFS (mfi, mf\text{n}) settings" in the "Clocking" chapter of the Reference Manual for the supported mfi and mf\text{n} combinations.

### 6.2.5 LFAST PLL Electrical Specifications

The following table lists AC specification of the LFAST PLL block.

**Table 22. LFAST PLL Interface AC Specifications**

Parameter	Min	Typical	Max	Unit
PLL input clock	10	—	26	MHz
PLL VCO Frequency	312	—	320	MHz
Phase Lock time	—	—	50	μs
RMS Period Jitter	—	—	40 <sup>1</sup>	ps
Long Term Jitter <sup>2</sup>	—	84	—	ps
Random Jitter	—	—	—	—
Deterministic Jitter	—	80	—	ps
Total Jitter @ BER 10 <sup>-9</sup>	—	1.09	1.31 <sup>3</sup>	ns

1. When SysClk = 26 MHz
2. VCO clock measured over 100 μs acquisition at ZipWire TX LVDS across 100 ohm load
3. Only Total Jitter is given a maximum specification as variation of Random and Deterministic jitter is not critical. Any combined Random and Deterministic jitter yielding a Total Jitter @ 10<sup>-9</sup> BER is within maximum specification and is acceptable

## 6.3 Memory interfaces

### 6.3.1 QuadSPI AC specifications

- Measurements are with a load of 35 pF on output pins. Input slew: 1 ns, DSE[2:0] = 111, and FSEL[1:0] = 11
- QuadSPI input timing is with 15 pF load on flash output.
- QuadSPI\_MCR[DQS\_EN] must be set as 1 for SDR READ

The following table lists various QuadSPI modes and their corresponding configurations. Please refer to the device Reference Manual for register and bit descriptions.

**Table 23. QuadSPI read/write settings**

Modes supported by QuadSPI		QuadSPI_MCR[DDR_EN]	QuadSPI_MCR[DQS_EN]	QuadSPI_MC_R [DQS_CD]	QuadSPI_M CR [REF CLK SEL]	QuadSPI_I_MCR [DQS_M DSL]	QuadSPI_SO_CCR [FDCC_FB]	QuadSPI_SO_CCR [FDCC_FA]	QuadSPI_FLSHCR[TDH]
SDR mode	Internal DQS mode	0	1	000	1	1	39h @ 3.3 V 3Fh @ 1.8 V	39h @ 3.3 V 3Fh @ 1.8 V	00
DDR mode	Internal DQS mode	1	1	000	0	1	4Ah @ 3.3 V 50h @ 1.8 V	4Ah @ 3.3 V 50h @ 1.8 V	01
	External DQS mode (supported by HyperFlash)	1	1	000	0	0	00h	00h	01

### SDR mode

For SDR mode, QuadSPI\_MCR[DQS\_EN] must be set as '1'.