

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights or others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries,

FAIRCHILD.

November 2014

FSA8108

Audio Jack Detection Solution Featuring Volume Up/Down & Send/End Detection

Features

- Detection:
 - Accessory Plug-In
 - Send / End Key Press
 - Volume Up/Down Key Press
- V_{DD} 2.7 to 4.5 V
- V_{IO} 1.6 V to V_{DD}
- THD (MIC) 0.01% Typical
- LDO Output for MIC Bias Voltage: 2.4 V
- ESD (IEC 61000-4-2) 15 kV Air Gap
- Detects 3- or 4-Pole Audio Accessories
- Removes Audio Jack Pop-and-Click Caused by MIC Bias

Applications

- Cellular Phones, Smart Phones
- MP3 and PMP (Portable Media Player)

Description

The FSA8108 is an audio jack detection switch for 3- or 4pole accessories that detects the audio plug connection. The FSA8108 detects volume up/down or send/end key presses. An LDO provides DC bias to microphone and remote key circuit in the accessory. For system flexibility, the FSA8108 features an I²C port with registers to allow programmability of AC timing specifications.

FSA8108




Figure 1. **Typical Application Diagram**

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package			
FSA8108BUCX ⁽¹⁾	FSA8108BUCX ⁽¹⁾ -40 to +85°C		12-Ball, 3 x 4 Array, 0.4 mm Pitch, 250 μm Ball, Wafer-Level Chip-Scale Package			

Includes backside lamination.




Figure 2. Typical Application Diagram

Notes:

- 2. A 1 k Ω resistor with a 2.2 μ F capacitor is recommended for direct battery connection. This filter helps stabilize power rail events not associated with the FSA8039A. If power is supplied from a stable source, such as from a PMIC or LDO, a single 1 μ F capacitor is recommended.
- 3. The J-DET is shorted to the left (L) audio channel when the headset or accessory plug is inserted into most audio jacks. Any external circuitry attached to the J-DET pin could affect audio performance in the 20-20 kHz range on the left channel.
- The optional 10 kΩ resistor on the left channel is used to assist in detection of high-impedance accessories.
 This resistor has negligible impact on audio fidelity.

Pin Configuration




Figure 3. Pin Assignments

Pin Definitions

Name	PIN	Туре	Description					
INTB	A1	Output	nterrupt. Low is interrupt asserted.					
SDA	B1	Data	I ² C data					
SCL	C1	Data	I ² C input clock					
CAP	D1	Output	Internal LDO output. A capacitor to ground is required.					
VIO	A2	Power	Baseband I/O supply voltage					
RES	B2	Input	Device reset control. Active high reset. Connect to GND if unused.					
GND	C2	GND	Ground					
V_MIC	D2	Power	LDO output to supply MIC bias voltage (2.4 V)					
VDD	A3	Power	Core supply voltage					
J_DET	ВЗ	I/O	Input from a pin of the audio jack socket; plug insert/removal detection pin.					
J_MIC	C3	I/O	Microphone switch path that connects to the audio jack.					
MIC	D3	I/O	Microphone switch path that goes to the microphone input of the codec.					

Application Information

Music Mode

When a 4-pole headset is inserted into the audio jack and a music/listening application is used, the MIC bias is normally enabled for headset button press detection (i.e. mute, volume change, etc.). This consumes power due to a constant path from the MIC bias resistor and microphone in the headset to GND. Fairchild has developed a Music Mode to enable the MIC switch periodically to monitor for a pressed button. This results in a power savings for battery-sensitive devices, such as cell phones or MP3 players. The FSA8108 enters Music Mode when the Music Mode Enable bit in CONTROL(0Ch) is set and a plug is inserted,. Music Mode reduces MIC bias current by approximately 80% with the default Music Mode timing (09h) register value.

The integrated microphone bias LDO is set to 2.4 V. The LDO can be used to bias a microphone accessory and is enabled / disabled by the I^2C register bit LDO ENABLE in the CONTROL register(0Ch). This LDO requires a 0.22 μF decoupling capacitor on the output. The decoupling capacitor should be placed close to the LDO pin.

Headset Key-Press Operation

The headset key-press comparator threshold is a function of the MIC bias voltage, MIC bias resistor, and the MIC impedance. All of these variables must be considered when calculating the key-press resistor value. 0 is an example of how to calculate the key-press resistor value.

LDO Operation




Figure 4. Example Key-Press Resistor Calculations and Values

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
$V_{DD,} V_{IO}$	Supply Voltage from Battery		-0.5	6.0	V
V _{SW}	Switch I/O Voltage		-0.5	V _{CC} +0.5	V
I _{V_MIC}	V_MIC LDO Supply Current			15	mA
I _{IK}	Input Clamp Diode Current		-50		mA
I _{SW}	Switch I/O Current			50	mA
T _{STG}	Storage Temperature Range	-65	+150	°C	
TJ	Maximum Junction Temperature		+150	°C	
TL	Lead Temperature (Soldering, 10 Seconds)			+260	°C
	IFC 61000 4.2 System FSD	Air Gap		15	
	IEC 61000-4-2 System ESD	Contact		8	
ESD	Human Body Model, JEDEC JESD22-A114	J_DET vs. GND, J_MIC vs. GND, VDD vs. GND, VIO vs. GND		11	kV
		All Pins		4	
	Charged Device Model, JEDEC JESD22-C101	All Pins	Ý	2	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply Voltage	2.7	4.5	V
V _{IO}	I/O Supply Voltage	1.6	V_{DD}	V
T _A	Operating Temperature	-40	+85	ōС
V _{IN}	MIC Switch Input Voltage Range	0	V_{DD}	V
V _{Audio}	Audio Voltage Range on J_DET Pin	-1	1	V
f _{Audio}	Audio Frequency on J_DET Pin	20	20000	Hz
J_DET _{RL}	Resistance on Audio Accessory Left Channel to generate Attach		500	kΩ

DC Electrical Characteristics

All typical values are at T_A =25°C unless otherwise specified.

0	D	W 00	O a maditi a m	T _A =-	35°C	Heit	
Symbol	Parameter	V _{DD} (V)	Condition	Min.	Тур.	Max.	Unit
MIC Switch						•	
R_{ON}	MIC Switch On Resistance	3.8	I _{OUT} =24 mA, V _{IN} =2.0 V		0.8	2.5	Ω
R _{FLAT}	On Resistance Flatness	3.8	I_{OUT} =24 mA, V_{IN} =1 V to V_{DD}		0.7		Ω
C _{ON(MIC)}	MIC Switch On Capacitance	3.8	$ \begin{array}{l} \text{f=1 MHz, V}_{\text{IN}} = 100 \text{ mV,} \\ \text{50 mV}_{\text{PP}} \end{array} $		16		pF
$C_{OFF(MIC)}$	MIC Switch Off Capacitance	3.8	f=1 MHz, V_{IN} =100 mV, 50 m V_{PP}		30		pF
J-DET							
J_DET _{HYS}	Hysteresis of J_DET		/		200		mV
Parallel I/O	Control Signals						
V_{IL}	Low-Level Input Voltage					0.3 • V _{IO}	V
V_{IH}	High-Level Input Voltage			0.7 • V _{IO}		V _{IO}	V
I ² C Controll	er DC Characteristics Fast Mode (40	0 kHz)					
V _{IL}	Low-Level Input Voltage			-0.5		0.3 V _{IO}	V
V_{IH}	High-Level Input Voltage			0.7 V _{IO}			V
V_{HYS}	Hysteresis of Schmitt Trigger Inputs		V ₁₀ >2 V			0.05 V _{IO}	V
V HYS			V _{IO} <2 V			0.1 V _{IO}	V
V_{OL1}	Output Voltage (Open-Drain)		V _{IO} >2 V, 3 mA	0		0.4	V
• OL1			V _{IO} <2 V, 3 mA			0.2 V _{IO}	V
l _{I2C}	Input Current of SDA and SCL Pins, Input Voltage 0.26 V to 2.34 V			-10		10	μΑ
Cı	Capacitance for Each I/O Pin ⁽⁵⁾					10	pF
Current Cor	nsumption						
l _{oz}	Off Leakage Current	4.5	MIC and J_MIC Port V _{IN} = 4.4 V			1.5	μА
I _{IN}	Input Leakage Current	0 to 4.5	Inputs 0 to 4.4 V		1		μΑ
I _{DD-SLNA}	Sleep Mode Current with No Accessory	2.7 to 4.5	J_DET=1		1.5		μΑ
I _{DD-SLWA}	Current After Detection With Accessory (Normal Mode)	2.7 to 4.5	J_DET=0		35		μΑ
I _{DD-} MUSIC MODE	Music Mode	2.7 to 4.5	I ² C Default Settings		25	K	μΑ
I _{DD_LDO}	Current to Operating LDO, Not Including Output Current	2.7 to 4.5	LDO Powered		110		μΑ
I _{DD-SLWA +} LDO	Current After Detection With Accessory (Normal Mode) with LDO Current	2.7 to 4.5	J_DET=0		145		μА
I _{DD_Music Mode} + LDO	Music Mode with LDO	2.7 to 4.5	I ² C Default Settings		135		μΑ

Continued on the following page...

DC Electrical Characteristics

All typical values are at T_A=25°C unless otherwise specified.

Cumbal	Davamatav	V W	Condition	T _A =	l lm it		
Symbol	Parameter	V _{DD} (V)	Condition	Min.	Тур.	Max.	Unit
MIC_V LDO	Outputs				•		
MIC_V _{VOUT}	Output Voltage	2.7 to 4.5		-5%	2.4	+5%	٧
MIC_V _{IOUT}	Maximum Output Current	2.7 to 4.5		10			mA
Comparator	Thresholds for Headset Key Pad (D	efault Volta	age Reference)				
V_{COMP1}	Comparator Threshold for Send/End Sensing for NO Headset	2.7 to 4.5	I^2 C Default Setting, V _{MIC} =2.4 V, R _{MIC} =2.2 kΩ	-12%	120	+12%	mV
V_{COMP2}	Comparator Threshold for Send/End Sensing for NC Headset	2.7 to 4.5	I ² C Default Setting, V _{MIC} =2.4 V, R _{MIC} =2.2 kΩ	-5%	2300	+5%	mV
V _{COMP3}	Comparator Threshold for Volume_Up Sensing	2.7 to 4.5	I ² C Default Setting, V _{MIC} =2.4 V, R _{MIC} =2.2 kΩ	-7%	250	+7%	mV
V _{COMP4}	Comparator Threshold for Volume_Down Sensing	2.7 to 4.5	I^2 C Default Setting, V _{MIC} =2.4 V, R _{MIC} =2.2 kΩ	-7%	690	+7%	mV

Note:

5. Not production tested.

AC Electrical Characteristics

All typical values are at $T_A=25$ °C unless otherwise specified; all other values are at the recommended T_A and T_J temperatures. Not production tested.

Cumbal	Davamatav	V 00	Condition	T _A =-40 to +85°C			Unit
Symbol	Parameter	V _{DD} (V)	Condition	Min.	Тур.	Max.	Uni
MIC Switch	1				· I	1	
THD	Total Harmonic Distortion	3.8	R_T =600 Ω , V_{SW} =0.5 V_{PP} , f=20 Hz to 20 kHz, V_{IN} =2.0 V		0.01		%
O _{IRR}	Off Isolation	3.8	f=20 kHz, R _S =600 Ω , C _L =0 pF, R _T =600 Ω		80		dB
Parallel I/O	(Default Timing)						
t _{ON}	Switch Turn-On Time	3.8	$R_L=10 \text{ k}\Omega, C_L=10 \text{ pF}$		100		μs
t _{OFF}	Switch Turn-Off Time	3.8	$R_L=10 \text{ k}\Omega, C_L=10 \text{ pF}$		10		ns
t _{DET-IN}	Debounce Time after J_DET Changes from HIGH to LOW	2.7 to 4.5	I ² C Default Setting		500		ms
t _{DET-REM}	Debounce Time after J_DET Changes from Low to HIGH	2.7 to 4.5	I ² C Default Setting		30		μs
t _{DET-MIC}	Detection Time of Audio Jack GND and MIC Terminals	2.7 to 4.5	I ² C Default Setting		50		ms
t _{ESD_DE}	Debounce Time for ESD Event on J_DET (Double-Check J_DET Status)	2.7 to 4.5	I ² C Default Setting	1	1	À	ms
t _{POLL}	ON Time of MIC Switch for Sensing SEND/END Key Press in MP3 Mode	2.7 to 4.5	I ² C Default Setting	X.	15		ms
t _{WAIT}	OFF Time of MIC Switch for Sensing SEND/END Key Press in MP3 Mode	2.7 to 4.5	I ² C Default Setting		150		ms
t _{KBK}	Debounce Time for Sensing SEND/END Key Press/Release	2.7 to 4.5	I ² C Default Setting		45		ms
t _{KEY-LONG}	Minimum Time for Long Key Press	2.7 to 4.5	I ² C Default Setting		900		ms
t _{KEY-Double}	Maximum Time between Key Presses for Double-Key Press	2.7 to 4.5	I ² C Default Setting	A	1000		ms
t _{RES_DE}	Debounce Time for Reset Control	2.7 to 4.5		A	15		μs
Power Sup	ply Noise Immunity		1				
PSRR _{SW}	Power Supply Rejection Ratio for Switch	3.8	Power Supply Noise 300 mV _{PP} , Measured 10/90%, f=217 Hz		95		dB
PSRR _{LDO}	Power Supply Rejection Ratio for LDO	3.8	Power Supply Noise 300 mV _{PP} , Measured 10/90%, f=217 Hz, C _{EXT} =1 μF		100		dB

I²C Specifications (Fast Mode)

Symbol	Parameter	Min.	Max.	Unit
f _{SCL}	SCL Clock Frequency	0	400	kHz
t _{HD;STA}	Hold Time (Repeated) START Condition	0.6		μs
t _{LOW}	LOW Period of SCL Clock	1.3		μs
t _{HIGH}	HIGH Period of SCL Clock	0.6		μs
t _{SU;STA}	Set-up Time for Repeated START Condition	0.6		μs
t _{HD;DAT}	Data Hold Time	0	0.9	μs
t _{SU;DAT}	Data Set-up Time ⁽⁶⁾	100		ns
t _r	Rise Time of SDA and SCL Signals ^(6,7)	20+0.1C _b	300	ns
t _f	Fall Time of SDA and SCL Signals ^(6,7)	20+0.1C _b	300	ns
t _{SU;STO}	Set-up Time for STOP Condition	0.6		μs
t _{BUF}	BUS-Free Time between STOP and START Conditions	1.3		μs
t _{SP}	Pulse Width of Spikes that Must Be Suppressed by the Input Filter	0	50	ns

Notes

- 6. A Fast-Mode I²C-Bus® device can be used in a Standard-Mode I²C-Bus system; but the requirement t_{SU;DAT} ≥ 250 ns must be met. This is automatically the case if the device does not stretch the LOW period of the I2C_SCL signal. If the device does stretch the LOW period of the I2C_SCL signal, it must output the next data bit to the I2C_SDA line t_{r_max} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I²C Bus specification) before the I2C_SCL line is released.
- 7. C_b equals the total capacitance of one BUS line in pF. If mixed with high-speed devices, faster fall times are allowed according to the I²C specification.

I²C Timing




Figure 5. Definition of Timing for Full-Speed Mode Devices on the I²C Bus

Name	Size(Bits)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Slave Address	8	0	1	0	0	0	1	1	Read/White

Figure 6. I²C Slave Address

Table 1. Register Definitions

Address	Register	Туре	Reset Values	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
01H	Device ID	R	00000000		Versi	on ID	<u> </u>		Reserved		
02H	Interrupt 1	R	00000000	Res	erved	Send/End Long Key Press	Send/End Double Key Press	Send/End Key Press	Plug Disconnect	4-Pole Plug Connect	3-Pole Plug Connect
03H	Interrupt 2	R	00000000	Res	erved	Volume Down Long Key release	Volume Down Long Key Press	Volume Down Key Press	Volume Up Long Key release	Volume Up Long Key Press	Volume Up Key Press
04H	Interrupt Mask 1	R/W	00000000	Res	erved	Send/End Long Key Press Mask	Send/End Double Key Press Mask	Send/End Key Press Mask	Plug Disconnect Mask	4-Pole Plug Connect Mask	3-Pole Plug Connect Mask
05H	Interrupt Mask 2	R/W	00000000	Res	Reserved		Volume Down Long Key Press Mask	Volume Down Key Press Mask	Volume Up Long Key Release Mask	Volume Up Long Key Press Mask	Volume Up Key Press Mask
06H	Global Multiplier	R/W	00000100			Reserved	Global Multiplier Number				
07H	J_DET Timing	R/W	10000010		Insert ((t _{DET-IN})	Removal (t _{DET-REM}) Global Multiplier Does not apply				
08H	Key Press Timing	R/W	01111000	Doub	le Key Press	Timing (t _{KEY}	-Double)	Long Key Press Timing (t _{KEY-LONG})			
09H	Music Mode Timing	R/W	00101000	Ke	ey Press Polli	ing Time (t _{PO}	ш)	Key Press Waiting Time (t _{WAIT})			
0AH	Detection Timing	R/W	01010101	Key Pres	s timing for v down (t _r		d volume	С	Detection Tin	ne (t _{DET-MIC})	
0BH	Debounce Timing	R/W	10011000	Debounce	e for ESD Eve	ent on J_DE	T (t _{ESD_DE})	Key P	ress Debour	nce Timing	(t _{KBK})
0CH	Control	R/W	01001000	Stuck S/E On/Off	All Key as Send/End On/Off	Double Key Press On/Off	Long Key Press On/Off	Music Mode	Jack Det On/Off	3/ 4-Pole Det On/Off	LDO Output On/Off
0DH	Detection Thresholds	R/W	11101010	Compa	rator 2 (Send Clos	Compara	tor 1 (Send/l Ope		Normally		
0EH	Detection Thresholds	R/W	01111001	Comparator 4 (Volume Down) Comparator 3				nparator 3 (\	olume Dov	vn)	
0FH	Reset Control	R/W	00000000	Reserved Jack Removal Reset Reset					Global Reset		
10H	Reserved	R/W	Reserved	Reserved							

Notes:

- Write "0" to undefined register bits.
- Values read from undefined register bits are not defined and are invalid.
 Blocks in green color mean setting change is implemented upon next use.
- 11. Blocks in blue color mean setting change is implemented after jack removal.

Table 2. I²C Control

Reserved Register bit read out as 0

Address: 01H

Reset Value: 00000000

Type: Read

	Device ID		Default	00000000	
Bit#	Name	Size	e Function		
0:3	Reserved	4	Do Not Use		
4:7	Version ID	4	0000 = Version 0.0 0001 = Version 0.1		

Table 3. Interrupt 1

Address: 02H

Reset Value: 00000000 Type: Read/Clear

	Interrupt 1		Default	0000000	
Bit #	Name	Size	Function		
0	3-Pole Plug Connect	4	0: No Headset Connected		
U	3-Fole Flug Connect	'	1: 3-Pole Headset Connected		
4	1 4-Pole Plug Connect		0: No Headset Connected		
' 1			1: 4-Pole Headset Connected		
2	Diver Discounset		0: No Update		
	Plug Disconnect	'	1: Headset Disconnected		
3	Cond/End Koy Proce	4	0: Send/End Key Not Pressed		
3	Send/End Key Press	'	1: Send/End Key Pressed		
4	Send/End Double Key Press	4	0: Send/End Double Key Not Pres	sed	
4	Selid/Elid Double Key Fless		1: Send/End Double Key Pressed		
5	Sand/End Lang Kay Bross	4	0: Send/End Long Key not Presse	d	
5	Send/End Long Key Press		1: Send/End Long Key Pressed		
6:7	Reserved	2	Do Not Use		

Table 4. Interrupt 2

Address: 03H

Reset Value: 00000000 Type: Read/Clear

	Interrupt 2		Default	00000000			
Bit #	Name	Size	Fui	nction			
0	Volume Un Koy Proce	4	0: Volume Up key not pr	essed			
U	Volume Up Key Press		1: Volume Up key press	ed			
1	Volume Un Koy Long Proce	4	0: Volume Up Long key	not pressed			
1	Volume Up Key Long Press	'	1: Volume Up Long key	pressed			
2	Valuma I la Kay I and Dalagae	4	0: Volume Up Long key not released				
2	Volume Up Key Long Release	1	1: Volume Up Long key released				
3	Volume Down Key Press	4	0: Volume Down key not	t pressed			
3	Volume Down Key Fless	' ==	1: Volume Down Key Pr	ess			
4	Valuma Dawn Lang Kay Brass	4	0: Volume Down Long K	Cey Not Pressed			
4	Volume Down Long Key Press	'	1: Volume Down Long K	Cey Pressed			
5	Volume Down Long Key Release	4	0: Volume Down Key No	t Released			
ວ	volume bown Long Key Release	'	1: Volume Down Key Re	eleased			
6:7	Reserved	2	Do Not Use				

Table 5. Interrupt Mask 1

Address: 04H

Reset Value: 00000000 Type: Read/Write

	Interrupt Mask 1		Default	00000000					
Bit #	Name	Size	ı	Function					
0	2 Dala Diva Canasat	4	0: Do Not Mask 3-Pole Plug C	onnect Interrupt					
0	3-Pole Plug Connect		1: Mask 3-Pole Plug Connect Interrupt						
4	4 Dala Diva Canasat	4	0: Do Not Mask 4-Pole Plug Connect Interrupt						
'	4-Pole Plug Connect	'	1: Mask 4-Pole Plug Connect I	Interrupt					
2	Diver Discounset	4	0: Do Not Mask Plug Disconnect Interrupt						
2	Plug Disconnect	'	1: Mask Plug Disconnect Interrupt						
3	Cond/End Voy Proce	4	0: Do Not Mask Send/End Key	Press Interrupt					
3	Send/End Key Press		1: Mask Send/End Key Press	Interrupt					
4	Cand/End Dauble Key Press	4	0: Do Not Mask Send/End Key	/ Double Press Interrupt					
4	Send/End Double Key Press	'	1: Mask Send/End Key Double	e Key Press Interrupt					
Г	0 1/5 11 1/ 5		0: Do Not Mask Send/End Long Key Press Interrupt						
5	Send/End Long Key Press		1: Mask Send/End Long Key Press Interrupt						
6:7	Reserved	2	Do Not Use						

Table 6. Interrupt Mask 2

Address: 05H

Reset Value: 00000000 Type: Read/Write

		Interrupt Mask 2			Default	0000000			
Bit#		Name	Size		Functio	n			
0	Volum	ma Un Kay Draga	4	0: Do Not	Mask Volume Up Key Pre	ss Interrupt			
0	Volui	me Up Key Press		1: Mask V	olume Up Key Press Inter	rupt			
4	Valuma	Un Kay Lang Draga	4	0: Do Not	Mask Volume Up Long Ke	ey Press Interrupt			
	volume	Up Key Long Press	'	1: Mask	Volume Up Long Key Pres	s Interrupt			
2	Volume I	In Kay Lang Dalagae	4	0: Do Not	Mask Volume Up Long Ke	ey Release Interrupt			
2	volume (Jp Key Long Release	'	1: Mask V	olume Up Long Key Rele	ase Interrupt			
3	Valum	a Dawn Kay Draga	4	0: Do Not	Mask Volume Down Key I	Press Interrupt			
3	VOIUITI	e Down Key Press	'	1: Mask V	olume Down Key Press In	terrupt			
4	Valuma F	Dawn Lang Kay Draga	-	0: Do Not	Mask Volume Down Long	Key Press Interrupt			
4	volume L	Down Long Key Press		1: Mask V	olume Down Long Key Pr	ess Interrupt			
5	Values Daves Lang Kay Dalance			0: Do Not Mask Volume Down key Release Interrupt					
ິນ	volume DC	own Long Key Release		1: Mask V	olume Down key released	Interrupt			
6:7		Reserved	2	Do Not U	se				

Table 7. Global Multiplier Number

Address: 06H

Reset Value: 00000100 Type: Read/Write

	Global Multiplier Number												
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Fun	ction				
		Reserved			0	0	0	1	/16				
		Reserved			0	0	1		1/8				
		Reserved			0	1	0	-	1/4				
		Reserved			0	1	1		1/2				
		Reserved			1	0	0		1				
		Reserved			1	0	1		2				
	- 2	Reserved			1	1	0		4				
		Reserved			1	1	1		8				

Table 8. J_DET Timing

Address: 07H

Reset Value: 10000010 Type: Read/Write

				J_DET	Timing					Default	10000010
		Insert (t	DET_IN)			Rem	oval (t _{DE}	_{I_REM}) (GI	obal Mu	Itiplier Does	Not Apply)
Bit 7	Bit 6	Bit 5	Bit 4	Fund	tion	Bit 3	Bit 2	Bit 1	Bit 0	Function	
0	0	0	0	100		0	0	0	0	10	
0	0	0	1	150		0	0	0	1	20	
0	0	1	0	200		0	0	1	0	30	
0	0	1	1	250		0	0	1	1	40	
0	1	0	0	300		0	1	0	0	50	
0	1	0	1	350		0	1	0	1	60	37
0	1	1	0	400		0	1	1	0	70	7
0	1	1	1	450]	0	1	1	1	80	
1	0	0	0	500	ms	1	0	0	0	90	μs
1	0	0	1	550		1	0	0	1	100	1
1	0	1	0	600		1	0	1	0	110	
1	0	1	1	650		1	0	1	1	120	1
1	1	0	0	700		1	1	0	0	130	
1	1	0	1	750		1	1	0	1	140	
1	1	1	0	800		1	1	1	0	140	_= -
1	1	1	1	850		1	1	1	1	140	

Table 9. Key Press Timing

Address: 08H

Reset Value: 01111000 Type: Read/Write

			K	ey Pres	s Timir	ng				Default	00101000
	Doubl	e Key Pı	ress (t _{DO}	UBLE)				Lon	g Key Pr	ess (t _{LONG})	
Bit 7	Bit 6	Bit 5	Bit 4	Fund	tion	Bit 3	Bit 2	Bit 1	Bit 0	Fun	ction
0	0	0	0	100	100		0	0	0	500	
0	0	0	1	200		0	0	0	1	550	
0	0	1	0	300		0	0	1	0	600	
0	0	1	1	400		0	0	1	1	650	
0	1	0	0	500		0	1	0	0	700	
0	1	0	1	600		0	1	0	1	750	
0	1	1	0	800		0	1	1	0	800	
0	1	1	1	1000		0	1	1	1	850	mo
1	0	0	0	1100	ms	1	0	0	0	900	ms
1	0	0	1	1200		1	0	0	1	1000	
1	0	1	0	1300		1	0	1	0	1100	
1	0	1	1	1400		1	0	1	1	1200	
1	1	0	0	1500		1	1	0	0	1300	
1	1	0	1	1600		1	1	0	1	1400	A
1	1	1	0	1800		1	1	1	0	1500	
1	1	1	1	2000		1	1	1	1	2000	

Table 10. Music Mode Timing

Address: 09H

Reset Value: 01011000 Type: Read/Write

			M	lusic M	lode Timing					Default	01011000
	Key P	ress Po	lling Tin	ne (t _{POL}	L)		ŀ	Cey Pres	s Waitir	ng Time (t _{WAI} 1	r)
Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Function		Bit 3	Bit 2	Bit 1	Bit 0	Fur	nction
0	0	0	0	5		0	0	0	0	5	/
0	0	0	1	10]	0	0	0	1	10	
0	0	1	0	15]	0	0	1	0	15	
0	0	1	1	20]	0	0	1	1	20	
0	1	0	0	25]	0	1	0	0	25	
0	1	0	1	30		0	1	0	1	30	
0	1	1	0	35		0	1	1	0	50	
0	1	1	1	40		0	1	1	1	100	ma
1	0	0	0	45	ms	1	0	0	0	150	ms
1	0	0	1	50		1	0	0	1	200	
1	0	1	0	60		1	0	1	0	250	
1	0	1	1	70]	1	0	1	1	300	
1	1	0	0	80		1	1	0	0	350	
1	1	0	1	90		1	1	0	1	400	
1	1	1	0	100		1	1	1	0	450	
1	1	1	1	150]	1	1	1	1	500	7

Table 11. Detection Timing

Address: 0AH

Reset Value: 01010101 Type: Read/Write

			Dete	ction Timin	g					Default	01010101
Key Pres	ss Timino	g for Volu	ıme Up and	d Volume D	own (t _{KEY})			Detect	ion Tir	ne (t _{DET_M}	ıc)
Bit 7	Bit 6	Bit 5	Bit 4	Fund	ction	Bit 3	Bit 2	Bit 1	Bit 0	F	unction
0	0	0	0	50	50			0	0	5	
0	0	0	1	100		0	0	0	1	10	
0	0	1	0	150		0	0	1	0	15	
0	0	1	1	200		0	0	1	1	20	
0	1	0	0	250		0	1	0	0	25	
0	1	0	1	300		0	1	0	1	50	
0	1	1	0	350		0	1	1	0	75	
0	1	1	1	400	ma	0	1	1	1	100	mo
1	0	0	0	450	ms	1	0	0	0	150	ms
1	0	0	1	500		1	0	0	1	200	
1	0	1	0	550		1	0	1	0	250	
1	0	1	1	600		1	0	1	1	300	
1	1	0	0	650]	1	1	0	0	350	
1	1	0	1	700		1	1	0	1	400	
1	1	1	0	750		1	1	1	0	450	
1	1	1	1	800		1	1	1	1	500	

Table 12. Key Press Debounce Timing

Address: 0BH Reset Value: 10011000 Type: Read/Write

			Key Pro	ess Deb	ounce	Timing				Default	10011000		
	ince Tim							Key Pro	ess Debo	ebounce Timing			
Bit 7	Bit 6	Bit 5	Bit 4	Func	tion	Bit 3	Bit 2	Bit 1	Bit 0	Fur	nction		
0	0	0	0	100		0	0	0	0	5			
0	0	0	1	200		0	0	0	1	10			
0	0	1	0	300		0	0	1	0	15			
0	0	1	1	400		0	0	1	1	20			
0	1	0	0	500		0	1	0	0	25			
0	1	0	1	600		0	1	0	1	30			
0	1	1	0	700		0	1	1	0	35			
0	1	1	1	800		0	1	1	1	40			
1	0	0	0	900	μs	1	0	0	0	45	ms		
1	0	0	1	1000		1	0	0	1	50			
1	0	1	0	1200		1	0	1	0	55			
1	0	1	1	1400		1	0	1	1	60			
1	1	0	0	1600		1	1	0	0	65]		
1	1	0	1	1800		1	1	0	1	70]		
1	1	1	0	2000		1	1	1	0	75			
1	1	1	1	5000		1	1	1	1	80			

Table 13. Control 1

Address: 0CH

Reset Value: 01001000 Type: Read/Write

•	Control 1		Default	01001000				
Bit #	Name	Size	Functio	n				
0	L DO Output	1	0: LDO Output On					
0	LDO Output		1: LDO Output Off					
1	MIC Detection	1	0: MIC Detection On					
ı	MIC Detection	ı	1: MIC Detection Off					
2	Jack detection	1	0: Jack Detection On					
۷	Jack detection	I	1: Jack Detection Off					
3	Music Mode	1	0: Music Mode On					
3	widsic widde	I	1: Music Mode Off					
4	Long Koy Prope Eunstian	1	0: Long Key Press Function On					
4	Long Key Press Function	I	1: Long Key Press Function Off					
5	Dauble Key Brees Eupstion	1	0: Double Key Press Function On					
ິນ	Double Key Press Function	I	1: Double Key Press Function Off					
6	All Koy as Sand/End Function	1	0: All Key as Send/End Function (On				
U	All Key as Send/End Function	I	1: All Key as Send/End Function (Off				
7	Stuck S/E Function	1	0: Stuck Send/End Function On					
′	Stuck S/E Function	1	1: Stuck Send/End Function OFF					

Table 14. Detection Thresholds 1

Address: 0DH

Reset Value: 11101010
Type: Read/Write

			Det	ection T	hresho	olds 1				Default	11101010
	Norm	ally Clo	sed S/E	Key		Normal	y Open	S/E Key	Maximun	n/Volume up	Key Minimum
Bit 7	Bit 6	Bit 5	Bit 4	Fund	tion	Bit 3	Bit 2	Bit 1	Bit 0	Fu	nction
0	0	0	0	1000		0	0	0	0	20	
0	0	0	1	1100		0	0	0	1	30	
0	0	1	0	1200		0	0	1	0	40	
0	0	1	1	1300		0	0	1	1	50	
0	1	0	0	1400		0	1	0	0	60	
0	1	0	1	1500		0	1	0	1	70	
0	1	1	0	1600		0	1	1	0	80	
0	1	1	1	1650	mV	0	1	1	1	90	mV
1	0	0	0	1700	IIIV	1	0	0	0	100	IIIV
1	0	0	1	1750		1	0	0	1	110	
1	0	1	0	1800		1	0	1	0	120	
1	0	1	1	1900		1	0	1	1	130	
1	1	0	0	2000		1	1	0	0	140	
1	1	0	1	2200		1	1	0	1	150]
1	1	1	0	2300		1	1	1	0	160	
1	1	1	1	2400		1	1	1	1	170	1

Table 15. Detection Thresholds 2

Address: 0EH

Reset Value: 01110111
Type: Read/Write

			Dete	ection TI	hreshol	ds 2				Default	01111001	
	Volume	e Down I	Key Max	imum		Volun	ne Up Ke	y Maxim	ıum/Volι	ume Down Key Minimum		
Bit 7	Bit 6	Bit 5	Bit 4	Fund	tion	Bit 3 Bit 2 Bit 1 Bit 0				Function		
0	0	0	0	270		0	0	0	0	110		
0	0	0	1	330		0	0	0	1	125		
0	0	1	0	390		0	0	1	0	145		
0	0	1	1	450		0	0	1	1	160		
0	1	0	0	510		0	1	0	0	175		
0	1	0	1	570		0	1	0	1	190		
0	1	1	0	630		0	1	1	0	205		
0	1	1	1	690	mV	0	1	1	1	220	mV	
1	0	0	0	750	IIIV	1	0	0	0	235	IIIV	
1	0	0	1	810		1	0	0	1	250		
1	0	1	0	870		1	0	1	0	265		
1	0	1	1	930		1	0	1	1	280	N.	
1	1	0	0	990		1	1	0	0	295		
1	1	0	1	1050		1	1	0	1	310		
1	1	1	0	1120		1	1	1	0	325		
1	1	1	1	1190		1	1	1	1	340		

Table 16. Reset Control

Address: 0FH

Reset Value: 00000000 Type: Read/Write

	Reset Control		Default	00000000
Bit #	Name	Size	Functio	n
			0: No Change	
0	Global Reset	1	1 1: Reset Device Reset to all I2C into default val (timing, comparator threshold)	to default values
	Jack Removal Reset		0: No Change	
1		1	1: Clear I2C register related to Jack Removal process (interrupt)	
2:7	Reserved	5	Do Not Use	


Nominal Values


Bump Pitch	Overall Package Height	Silicon Thickness	Solder Bump Height	Solder Bump Diameter
0.4 mm	0.586 mm	0.378 mm	0.208 mm	0.260 mm

Package Specific Dimensions


D	E	X	Υ
1.56 mm	1.16 mm	0.18 mm	0.18 mm


REVISIONS				
REV	DESCRIPTION	DATE	APP'D / SITE	
1	Initial drawing release.	8-19-09	L. England / FSME	






RECOMMENDED LAND PATTERN (NSMD PAD TYPE)





SIDE VIEWS



BOTTOM VIEW

NOTES:

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- D. DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS 586 MICRONS ±39 MICRONS (547-625 MICRONS).

F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.

G. DRAWING FILENAME: MKT-UC012ACrev1.

APPROVALS	DATE	FAIR				
L. England	8-19-09	SEMICO				
DFTG. CHK. S. Martin	8-19-09	12BALL WLCSP, 3X4 ARRAY 0.4MM PITCH, 250UM BALL				
ENGR. CHK.						
		0.4MM PITCH, 2500M BALL				
PROJECTION INCH [MM]		SCALE	SIZE	DRAWING NUMBER		REV
		N/A	N/A	MKT-U	JC012AC	1
		DO NOT SCALE DRAWING		SHEET 1 of 1		

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative