



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## FSTUD16450

### Configurable 4-Bit to 20-Bit Bus Switch with -2V Undershoot Protection and Selectable Level Shifting

#### General Description

The Fairchild Universal Bus Switch FSTUD16450 provides 4-bit, 5-bit, 8-bit, 10-bit, 16-bit, 20-bit of high-speed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The FSTUD16450 is designed to allow "customer" configuration control of the enable connections. The device is organized as either a 4-bit, 5-bit, 10-bit or 20-bit bus switch. 8-bit and 16-bit configurations are also achievable (see Functional Description). The device's bit configuration is chosen through select pin logic. (see Truth Table). When  $\overline{OE}_x$  is LOW, Port  $A_x$  is connected to Port  $B_x$ . When  $\overline{OE}_x$  is HIGH, the switch is OPEN.

The A and B Ports are "undershoot hardened" with UHC™ protection to support an extended range to 2.0V below ground. Fairchild's integrated "Undershoot Hardened Circuit" (UHC) senses undershoot at the I/O's, and responds by preventing voltage differentials from developing and turning on the switch.

Another key device feature is the addition of a level shifting select pin, "S<sub>2</sub>". When S<sub>2</sub> is LOW, the device behaves as a standard N-MOS switch. When S<sub>2</sub> is HIGH, a diode to V<sub>CC</sub> is integrated into the circuit allowing for level shifting between 5V inputs and 3.3V outputs.

#### Features

- Undershoot hardened to -2V (A and B Ports)
- Voltage level shifting
- 4Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I<sub>CC</sub>
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- See Applications Note AN-5008 for details
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

#### Applications Note

Select pins S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub> are intended to be used as static user configurable control pins. The AC performance of these pins has not been characterized or tested. Switching of these select pins during system operation may temporarily disrupt output logic states and/or enable pin controls.

#### Ordering Code:

Order Number	Package Number	Package Description
FSTUD16450GX (Note 1)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [Tape and Reel]
FSTUD16450MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

**Note 1:** BGA package available in Tape and Reel only.


UHC™ is a trademark of Fairchild Semiconductor Corporation.

## Connection Diagrams

Pin Assignment for TSSOP



Pin Assignment for FBGA



(Top Thru View)


## Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
$1A, 2A$	Bus A
$1B, 2B$	Bus B
$S_0, S_1$	Bit Configuration Enables
$S_2$	Level Shifting Diode Enable
NC	No Connect


## FBGA Pin Assignments

	1	2	3	4	5	6
<b>A</b>	$1A_3$	$1A_2$	$\overline{OE}_1$	$\overline{OE}_2$	$1B_2$	$1B_3$
<b>B</b>	$1A_5$	$1A_4$	$1A_1$	$1B_1$	$1B_4$	$1B_5$
<b>C</b>	$1A_7$	$1A_6$	GND	$\overline{OE}_5$	$1B_6$	$1B_7$
<b>D</b>	$1A_9$	$1A_8$	GND	$V_{CC}$	$1B_8$	$1B_9$
<b>E</b>	$2A_1$	$1A_{10}$	$S_0$	$V_{CC}$	$1B_{10}$	$2B_1$
<b>F</b>	$2A_3$	$2A_2$	$S_1$	$S_2$	$2B_2$	$2B_3$
<b>G</b>	$2A_5$	$2A_4$	$V_{CC}$	GND	$2B_4$	$2B_5$
<b>H</b>	$2A_7$	$2A_6$	$2A_{10}$	$2B_{10}$	$2B_6$	$2B_7$
<b>J</b>	$2A_9$	$2A_8$	$\overline{OE}_4$	$\overline{OE}_3$	$2B_8$	$2B_9$


# Logic Diagrams




**20-Bit Configuration  
(Configuration 1)**



**10-Bit Configuration  
(Configuration 2)**



**5-Bit Configuration  
(Configuration 3)**



**4-Bit Configuration  
(Configuration 4)**

## Functional Description

The device can also be configured as an 8 and 16-bit device by grounding the unused pins in Configurations 2 and 1 respectively. The 8-bit configuration may also be achieved by tying two of the 4-bit enables from configuration together and tying the remaining enable pin ( $\overline{OE}$ ) HIGH.

## Truth Tables ( $X = V_{CC}$ or GND)

(see Functional Description)

Select Pin	
$S_2$	Mode
L	Std. NMOS Switch
H	Level Shifting Diode Enabled

Configuration 1		S <sub>0</sub> = S <sub>1</sub> = L			20-Bit Configuration
Inputs					Inputs/Outputs
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	
L	X	X	X	X	
H	X	X	X	X	
					1A <sub>1-10</sub> = 1B <sub>1-10</sub> , 2A <sub>1-10</sub> = 2B <sub>1-10</sub>
					Z

Configuration 2		S <sub>0</sub> = L, S <sub>1</sub> = H			10-Bit Configuration	
Inputs					Inputs/Outputs	
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	1A <sub>1-10</sub> = 1B <sub>1-10</sub>	2A <sub>1-10</sub> = 2B <sub>1-10</sub>
L	X	X	L	X	1A <sub>X</sub> = 1B <sub>X</sub>	2A <sub>X</sub> = 2B <sub>X</sub>
L	X	X	H	X	1A <sub>X</sub> = 1B <sub>X</sub>	Z
H	X	X	L	X	Z	2A <sub>X</sub> = 2B <sub>X</sub>
H	X	X	H	X	Z	Z

Configuration 3			$S_0 = H, S_1 = L$		5-Bit Configuration			
Inputs					Inputs/Outputs			
$\overline{OE}_1$	$\overline{OE}_2$	$\overline{OE}_3$	$\overline{OE}_4$	$\overline{OE}_5$	1A <sub>1-5</sub> , 1B <sub>1-5</sub>	1A <sub>6-10</sub> , 1B <sub>6-10</sub>	2A <sub>1-5</sub> , 2B <sub>1-5</sub>	2A <sub>6-10</sub> , 2B <sub>6-10</sub>
L	L	L	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
L	L	L	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z
L	L	H	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>
L	L	H	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z
L	H	L	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
L	H	L	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z
L	H	H	L	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>
L	H	H	H	X	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z
H	L	L	L	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
H	L	L	H	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z
H	L	H	L	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>
H	L	H	H	X	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z
H	H	L	L	X	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>
H	H	L	H	X	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z
H	H	H	L	X	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>
H	H	H	H	X	Z	Z	Z	Z

**Truth Tables** (Continued)

Configuration 4					$S_0 = S_1 = H$					4-Bit Configuration				
Inputs					Inputs/Outputs									
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>	OE <sub>5</sub>	1A <sub>1-4</sub> , 1B <sub>1-4</sub>	1A <sub>5-8</sub> , 1B <sub>5-8</sub>	2A <sub>3-6</sub> , 2B <sub>3-6</sub>	2A <sub>7-10</sub> , 2B <sub>7-10</sub>	1A <sub>9-10</sub> , 2B <sub>9-10</sub> 2A <sub>1-2</sub> , 2B <sub>1-2</sub>					
L	L	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	L	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
L	L	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	L	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z					
L	L	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	L	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
L	L	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	L	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z					
L	H	L	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	H	L	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
L	H	L	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	H	L	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z					
L	H	H	L	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	H	H	L	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
L	H	H	H	L	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
L	H	H	H	H	1A <sub>x</sub> = 1B <sub>x</sub>	Z	Z	Z	Z					
H	L	L	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	L	L	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
H	L	L	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	L	L	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z					
H	L	H	L	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	L	H	L	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
H	L	H	H	L	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	L	H	H	H	Z	1A <sub>y</sub> = 1B <sub>y</sub>	Z	Z	Z					
H	H	L	L	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	H	L	L	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
H	H	L	H	L	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	H	L	H	H	Z	Z	2A <sub>x</sub> = 2B <sub>x</sub>	Z	Z					
H	H	H	L	L	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	H	H	L	H	Z	Z	Z	2A <sub>y</sub> = 2B <sub>y</sub>	Z					
H	H	H	H	L	Z	Z	Z	Z	1A <sub>z</sub> = 1B <sub>z</sub> 2A <sub>z</sub> = 2B <sub>z</sub>					
H	H	H	H	H	Z	Z	Z	Z	Z					

**Absolute Maximum Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Switch Voltage ( $V_S$ ) (Note 3)	-2.0V to +7.0V
DC Input Control Pin Voltage ( $V_{IN}$ ) (Note 4)	-0.5V to +7.0V
DC Input Diode Current ( $I_{IK}$ ) $V_{IN} < 0V$	-50 mA
DC Output ( $I_{OUT}$ ) Current	128 mA
DC $V_{CC}$ /GND Current ( $I_{CC}/I_{GND}$ )	+/- 100 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150 °C

**Recommended Operating Conditions** (Note 5)

Power Supply Operating ( $V_{CC}$ )	4.0V to 5.5V
Input Voltage ( $V_{IN}$ )	0V to 5.5V
Output Voltage ( $V_{OUT}$ )	0V to 5.5V
Free Air Operating Temperature ( $T_A$ )	-40 °C to +85 °C

**Note 2:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Note 3:**  $V_S$  is the voltage observed/applied at either the A or B Ports across the switch.

**Note 4:** The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

**Note 5:** Unused control inputs must be held HIGH or LOW. They may not float.

**DC Electrical Characteristics**

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40\text{ °C to }+85\text{ °C}$			Units	Conditions
			Min	Typ (Note 6)	Max		
$V_{IK}$	Clamp Diode Voltage	4.5			-1.2	V	$I_{IN} = -18\text{ mA}$
$V_{IH}$	HIGH Level Input Voltage	4.0-5.5	2.0			V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{IL}$	LOW Level Input Voltage	4.0-5.5			0.8	V	IF $S_2 = \text{HIGH}$ $4.5V \leq V_{CC} \leq 5.5V$
$V_{OH}$	HIGH Level Output Voltage	4.5-5.5	See Figure 4			V	$S_2 = V_{CC}$
$I_I$	Input Leakage Current	5.5			$\pm 1.0$	$\mu A$	$0 \leq V_{IN} \leq 5.5V$
		0			10	$\mu A$	$V_{IN} = 5.5V$
$I_{OZ}$	OFF-STATE Leakage Current	5.5			$\pm 1.0$	$\mu A$	$0 \leq A, B \leq V_{CC}$
$R_{ON}$	Switch On Resistance (Note 7)	4.5		4	7	$\Omega$	$V_{IN} = 0V, I_{IN} = 64\text{ mA}, S_2 = 0V \text{ or } V_{CC}$
		4.5		4	7	$\Omega$	$V_{IN} = 0V, I_{IN} = 30\text{ mA}, S_2 = 0V \text{ or } V_{CC}$
		4.5		8	12	$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = 0V$
		4.0		11	20	$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = 0V$
		4.5		35	50	$\Omega$	$V_{IN} = 2.4V, I_{IN} = 15\text{ mA}, S_2 = V_{CC}$
$I_{CC}$	Quiescent Supply Current	5.5			3	$\mu A$	$S_2 = \text{GND}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
					10	$\mu A$	$S_2 = V_{CC}, \overline{OE}_X = V_{CC}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
					1.5	mA	$S_2 = V_{CC}, \overline{OE}_X = \text{GND}, V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	5.5			2.5	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or GND, $S_2 = 0V$
					4.0	mA	One Input at 3.4V Other Inputs at $V_{CC}$ or GND, $S_2 = V_{CC}$
$V_{IKU}$	Voltage Undershoot	5.5			-2.0	V	$0.0\text{ mA} \geq I_{IN} \geq -50\text{ mA}$ $\overline{OE}_X = 5.5V$

**Note 6:** Typical values are at  $V_{CC} = 5.0V$  and  $T_A = +25^\circ C$

**Note 7:** Measured by the voltage drop between A and B pins at the indicated current through the switch. On Resistance is determined by the lower of the voltages on the two (A or B) pins.

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = −40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω				Units	Conditions (S <sub>2</sub> = 0V)	Figure Number
		V <sub>CC</sub> = 4.5 – 5.5V		V <sub>CC</sub> = 4.0V				
		Min	Max	Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 8)		0.25		0.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	6.5		7.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	6.7		7.2	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>el</sub> (S <sub>0</sub> , 1) to Output Enable Time	1.5	7.0		7.5	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>el</sub> (S <sub>0</sub> , 1) to Output Disable Time	1.5	7.5		7.7	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3

**Note 8:** This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## AC Electrical Characteristics: Translating Diode

Symbol	Parameter	T <sub>A</sub> = −40 °C to +85 °C, C <sub>L</sub> = 50pF, R <sub>U</sub> = R <sub>D</sub> = 500Ω		Units	Conditions (S <sub>2</sub> = V <sub>CC</sub> )	Figure Number
		V <sub>CC</sub> = 4.5 – 5.5V				
		Min	Max			
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus-to-Bus (Note 9)		0.25	ns	V <sub>I</sub> = OPEN	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time	1.5	9.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3
t <sub>PZH</sub> , t <sub>PZL</sub>	S <sub>el</sub> (S <sub>0</sub> , 1) to Output Enable Time	1.5	11.0	ns	V <sub>I</sub> = 7V for t <sub>PZL</sub> V <sub>I</sub> = OPEN for t <sub>PZH</sub>	Figures 2, 3
t <sub>PHZ</sub> , t <sub>PLZ</sub>	S <sub>el</sub> (S <sub>0</sub> , 1) to Output Disable Time	1.5	10.0	ns	V <sub>I</sub> = 7V for t <sub>PLZ</sub> V <sub>I</sub> = OPEN for t <sub>PHZ</sub>	Figures 2, 3

**Note 9:** This parameter is guaranteed by design but is not tested. This bus switch contributes no propagation delay other than the RC delay of the typical On Resistance of the switch and the 50pF load capacitance, when driven by an ideal voltage source (zero output impedance).

## Capacitance (Note 10)

Symbol	Parameter	Typ	Max	Units	Conditions
$C_{IN}$	Control Pin Input Capacitance	4		pF	$V_{CC} = 5.0V$ , $V_{IN} = 0V$
$C_{IO}$	Input/Output Capacitance "OFF State"	8		pF	$V_{CC}$ , $\overline{OE} = 5.0V$ , $V_{IN} = 0V$

**Note 10:**  $T_A = +25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ , Capacitance is characterized but not tested.



## Undershoot Characteristic (Note 11)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$V_{OUTU}$	Output Voltage During Undershoot	2.5	$V_{OH} - 0.3$		V	$S_2 = 0V$ , Figure 1
		TBD	TBD		V	$S_2 = V_{CC}$

**Note 11:** This test is intended to characterize the device's protective capabilities by maintaining output signal integrity during an input transient voltage undershoot event.





FIGURE 1.


## Device Test Conditions

Parameter	Value	Units
$V_{IN}$	see Waveform	V
$R_1 = R_2$	100K	$\Omega$
$V_{TRI}$	11.0	V
$V_{CC}$	5.5	V

## Transient Input Voltage ( $V_{IN}$ ) Waveform



## AC Loading and Waveforms



**Note:** Input driven by 50Ω source terminated in 50Ω

**Note:**  $C_L$  includes load and stray capacitance

**Note:** Input Frequency = 1.0 MHz,  $t_W = 500$  ns

FIGURE 2. AC Test Circuit




FIGURE 3. AC Waveforms





FIGURE 4.

# Physical Dimensions inches (millimeters) unless otherwise noted




## NOTES:

- THIS PACKAGE CONFORMS TO JEDEC M0-205
- ALL DIMENSIONS IN MILLIMETERS
- LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)  
.35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
- DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

**54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide**  
**Package Number BGA54A**  
**Preliminary**

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



## Technology Description

The Fairchild Switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)