

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **Product Specification**

# 10Gb/s, 40km Single Mode, Multi-Rate SFP+ Transceiver FTLX1672M3BTL

### PRODUCT FEATURES

- Hot-pluggable SFP+ footprint
- Supports 8.5 and 9.95 to 11.3 Gb/s
- 40km link length (800ps/nm)
- -40/85°C case temperature range
- Internal transmitter/receiver CDR
- low power consumption
- Cooled 1550nm EML laser
- Limiting electrical interface receiver
- Duplex LC connector
- Built-in digital diagnostic functions
- RoHS-6 compliant (lead-free)



#### **APPLICATIONS**

- SONET OC-192 IR-2/-3
- SDH STM-64.2b/3b
- OTN G959.1 P1S1-2D2b
- OTN G.709 OTU1e/2/2e FEC bit rates
- 10GBASE-ER/EW
- 8.5/10G Fibre Channel

Finisar's FTLX1672M3BTL transceivers are Enhanced Small Form Factor Pluggable SFP+ transceivers designed for use in 10-Gigabit multi-rate links up to 40km of G.652 single mode fiber. They are compliant with SFF-8431<sup>1</sup>, SFF-8432<sup>2</sup>, SONET OC-192 IR-2R/3R, SDH STM-64.2b/3b, OTN P1S1-2D2b, 10GBASE-ER/EW and support 8.5G and 10G Fibre Channel. The transceivers use internal clock and data recovery (CDR) IC's for the transmitter and the receiver. This guarantees compliance with the SONET/SDH jitter requirements and it can be used to set the electrical interface to be XFI-compliant. Digital diagnostics functions are available via a 2-wire serial interface, as specified in SFF-8472<sup>3</sup>. The optical transceiver is compliant per the RoHS Directive 2011/65/EU. See Finisar Application Note AN-2038 for more details<sup>4,5</sup>.

### PRODUCT SELECTION

FTLX1672M3BTL



# I. Pin Descriptions

Pin	Symbol	Name/Description				
1	$ m V_{EET}$	Transmitter Ground	1			
2	$T_{FAULT}$	AULT Transmitter Fault				
3	$T_{DIS}$	Transmitter Disable. Laser output disabled on high or open.	3			
4	SDA	2-wire Serial Interface Data Line	2			
5	SCL	2-wire Serial Interface Clock Line	2			
6	MOD_ABS	Module Absent. Grounded within the module	2			
7	RS0	Rate Select 0.	4			
8	RX_LOS	Loss of Signal indication. Logic 0 indicates normal operation.	5			
9	RS1	Rate Select 1.	4			
10	$ m V_{EER}$	Receiver Ground	1			
11	$ m V_{EER}$	Receiver Ground	1			
12	RD-	Receiver Inverted DATA out. AC Coupled.				
13	RD+	Receiver Non-inverted DATA out. AC Coupled.				
14	$ m V_{EER}$	Receiver Ground	1			
15	$V_{CCR}$	Receiver Power Supply	6			
16	$V_{CCT}$	Transmitter Power Supply	6			
17	$ m V_{EET}$	Transmitter Ground	1			
18	TD+	Transmitter Non-Inverted DATA in. AC Coupled.				
19	TD-	Transmitter Inverted DATA in. AC Coupled.				
20	$V_{ m EET}$	Transmitter Ground	1			

#### Notes:

- 1. Circuit ground is internally isolated from chassis ground.
- 2.  $T_{FAULT}$  is an open collector/drain output, which should be pulled up with a 4.7k-10k Ohms resistor on the host board if intended for use. Pull up voltage should be between 2.0V to Vcc+0.3V. A high output indicates a transmitter fault caused by either the TX bias current or the TX output power exceeding the preset alarm thresholds. A low output indicates normal operation. In the low state, the output is pulled to <0.8V.
- 3. Laser output disabled on  $T_{DIS} > 2.0V$  or open, enabled on  $T_{DIS} < 0.8V$ .
- 4. Internally pulled down per SFF-8431 Rev 4.1. See Sec. X of this datasheet for the logic table to use for the internal CDRs locking modes.
- 5. LOS is open collector output. Should be pulled up with  $4.7k 10k\Omega$  on host board to a voltage between 2.0V and 3.6V. Logic 0 indicates normal operation; logic 1 indicates loss of signal.
- 6. Internally connected




Figure 1. Diagram of Host Board Connector Block Pin Numbers and Names.



# **II.** Absolute Maximum Ratings

Exceeding the limits below may damage the transceiver module permanently.

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Maximum Supply Voltage	Vcc	-0.5		4.0	V	
Storage Temperature	$T_{S}$	-40		85	°C	
Relative Humidity	RH	0		85	%	1
Receiver Optical Damage Threshold	RxDamage	5			dBm	

#### Notes:

1. Non-condensing

# III. Electrical Characteristics ( $T_{OP} = -40 \text{ to } 85 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Supply Voltage	Vcc	3.14	3.30	3.46	V	
Transmitter (Tx)						
Input differential impedance	$R_{in}$	80	100	120	Ω	
Differential data input swing	$V_{in,pp}$	120		850	mV	1
Transmit Disable Voltage	$V_{\mathrm{D}}$	$V_{cc}$ -0.8		$V_{cc}$	V	
Transmit Enable Voltage	$V_{\mathrm{EN}}$	0		0.8	V	
Receiver (Rx)						
Output differential impedance	R <sub>out</sub>	80	100	120	Ω	
Differential data output swing	$V_{out,pp}$	300		850	mV	1
Output rise time and fall time	$T_r, T_f$	24			ps	2
LOS asserted	V <sub>LOS A</sub>	$V_{cc}$ -0.8		$V_{cc}$	V	3
LOS de-asserted	$V_{LOS\ D}$	0		0.8	V	3
Power Supply Noise Tolerance	$V_{CCT}/V_{CCR}$	Per Sl	FF-8431	Rev 4.1	mVpp	4
Power Consumption						
Tx and Rx CDR's ON	D			1.8	W	5
Tx & Rx CDR's OFF and Ethernet spec.	$P_{diss-N}$			1.5	W	5

#### Notes:

- 1. Internally AC coupled. Data pins connect directly to the CDR.
- 2. 20 80%. Measured with Module Compliance Test Board and OMA test pattern. Use of four 1's and four 0's sequence in the PRBS 9 is an acceptable alternative. SFF-8431 Rev 4.1.
- 3. LOS is an open collector output. Should be pulled up with  $4.7k\Omega 10k\Omega$  on the host board. Normal operation is logic 0; loss of signal is logic 1.
- 4. See Section 2.8.3 of SFF-8431 Rev 4.1.
- 5. Measured at 85°C, 3.3V and beginning of life.



#### Optical Characteristics ( $T_{OP}$ = -40 to 85 °C, $V_{CC}$ = 3.14 to 3.46 Volts) IV.

Parameter		Symbol	Min	Тур	Max	Unit	Ref.
Transmitter (Tx)							
Output Power		$P_{AVE}$	-1		+2	dBm	
Optical Wavelength		λ	1530		1565	nm	
Side-Mode Suppression	n Ratio	SMSR	30			dB	
Optical Extinction Rati	0	ER	8.2			dB	
Average Launch power	when Tx is OFF	P <sub>OFF</sub>			-30	dBm	
Jitter Generation 20kH	z-80MHz, peak-peak	Tx <sub>jpk2pk1</sub>			0.3	UI	1
Jitter Generation 4MHz	Jitter Generation 4MHz-80MHz, peak-peak				0.1	UI	1
Relative Intensity Nois	Relative Intensity Noise				-128	dB/Hz	
Receiver (Rx)	Receiver (Rx)						
Optical Center Wavele	ngth	$\lambda_{ m C}$	1260		1600	nm	
Receiver Reflectance		$R_{rx}$			-27	dB	
Consitivity	8.5, 9.95-10.7 Gb/s	R <sub>SENS1</sub>			-16	dBm	2,3
Sensitivity	11.1-11.3 Gb/s	R <sub>SENS2</sub>			-15	dBm	2,3
Overload		P <sub>OVL</sub>	-1			dBm	2,3
Path Penalty (800ps/nm)		PP			2	dB	
LOS De-Assert		LOS <sub>D</sub>			-21	dBm	
LOS Assert		$LOS_A$	-29			dBm	
LOS Hysteresis		$LOS_H$	0.5			dB	

- SONET/SDH jitter performance is guaranteed with the internal CDR's enabled and locked
   PRBS 2<sup>31</sup> 1at BER<10<sup>-12</sup>
- 3. Measured with worst ER=8.2 dB

#### V. **General Specifications**

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Bit Rate	BR	8.5		11.3168	Gb/s	1
Max. Supported Link Length	$L_{MAX}$			40	km	2

- Notes:

  1. Tested with a 2<sup>31</sup> 1 PRBS pattern at the BER defined in Table IV.

  2. Over G.652 single mode fiber.

# **Timing Parameters**

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Time to initialize	t_start_up			10	S	



# VI. Environmental Specifications

Finisar FTLX1672M3BTL transceivers have the following temperature specifications:

Parameter	Symbol	Min	Тур	Max	Units	Ref.
Case Operating Temperature	$T_{op}$	-40		85	°C	
Storage Temperature	$T_{sto}$	-40		85	°C	

# VII. Regulatory Compliance

Finisar transceivers are Class 1 Laser Products and comply with US FDA regulations. These products are certified by TÜV and CSA to meet the Class 1 eye safety requirements of EN (IEC) 60825 and the electrical safety requirements of EN (IEC) 60950. Copies of certificates are available at Finisar Corporation upon request.

### **VIII.** Digital Diagnostic Functions

Finisar FTLX1672M3BTL SFP+ transceivers support the 2-wire serial communication protocol as defined in the SFP MSA<sup>1</sup>. It is very closely related to the E<sup>2</sup>PROM defined in the GBIC standard, with the same electrical specifications.

The standard SFP serial ID provides access to identification information that describes the transceiver's capabilities, standard interfaces, manufacturer, and other information.

Additionally, Finisar SFP+ transceivers provide a enhanced digital diagnostic monitoring interface, which allows real-time access to device operating parameters such as transceiver temperature, laser bias current, transmitted optical power, received optical power and transceiver supply voltage. It also defines a sophisticated system of alarm and warning flags, which alerts end-users when particular operating parameters are outside of a factory set normal range.

The SFP MSA defines a 256-byte memory map in E<sup>2</sup>PROM that is accessible over a 2-wire serial interface at the 8 bit address 1010000X (A0h). The digital diagnostic monitoring interface makes use of the 8 bit address 1010001X (A2h), so the originally defined serial ID memory map remains unchanged. The interface is identical to, and is thus fully backward compatible with both the GBIC Specification and the SFP Multi Source Agreement. The complete interface is described in Finisar Application Note AN-2030: "Digital Diagnostics Monitoring Interface for SFP Optical Transceivers".

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through a 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL, Mod Def 1) is generated by the host. The positive edge clocks data into the SFP transceiver into those segments of the E<sup>2</sup>PROM that are not write-protected. The negative edge clocks data from the SFP transceiver. The serial data signal (SDA, Mod Def 2) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially.

For more information, please see the SFP MSA documentation<sup>3</sup> and Finisar Application Note AN-2030<sup>7</sup>.

Please note that evaluation board FDB-1027 is available with Finisar ModDEMO software that allows simple to use communication over the 2-wire serial interface.

### IX. Digital Diagnostic Specifications

FTLX1672M3BTL transceivers can be used in host systems that require either internally or externally calibrated digital diagnostics.

Parameter	Symbol	Units	Min	Max	Accuracy	Ref.
Accuracy						
Transceiver temperature	$\Delta DD_{Temp-E}$	°C	-45	+90	±5°C	1
Transceiver supply voltage	$\Delta DD_{Voltage}$	V	2.8	4.0	±3%	
Transmitter bias current	$\Delta DD_{Bias}$	mA	0	127	±10%	2
Transmitter output power	$\Delta DD_{Tx-Power}$	dBm	-2	+3	±2dB	
Receiver average optical input power	$\Delta DD_{Rx-Power}$		-20	+1	±2dB	

#### Notes:

- 1. Internally measured
- 2. The accuracy of the Tx bias current is 10% of the actual current from the laser driver to the laser

# X. Internal CDR's Locking Modes

The FTLX1672M3BTL is equipped with internal CDR units on both the receiver and the transmitter sides. The host can set the CDR's to lock at 8.5Gb/s, 10G (9.95-11.3Gb/s), or in by-pass mode, by setting the rate select pins or the soft bits (logic OR). The different locking modes are shown in the following logic table:

R/S 0	R/S 1	CDR's
Logic OR of:	Logic OR of:	Locking Mode
pin 7 & bit 110.3	pin 9 & bit 118.3	Locking Wode
Low or 0	Low or 0	Both CDR's lock at 8.5Gb/s
I ave an O	High on 1	Tx CDR is in bypass mode.
Low or 0	High or 1	Rx CDR locks at 10G (9.95-11.3Gb/s)
High or 1	Low or 0	Tx & Rx CDR's in bypass mode
High on 1	High on 1	Both CDR's lock at 10G (9.95-11.3Gb/s)
High or 1	High or 1	The bits 110.3 and 118.3 are set to 1 by default at power-up

The RS0 and RS1 pins are internally pulled-down to ground as per [1]. The soft bits 110.3 and 118.3 are both set to "1" at the transceiver power-up, to select the 10G locking mode by default. The host can change this configuration via the 2-wire communication as described in the SFP MSA [1]. Alternative configurations can be factory set upon request. Please refer to Finisar for additional details.

#### XI. SFF-8431 Power-up Sequence

If either CDR is enabled, the typical power consumption of the FTLX1672M3BTL may exceed the limit of 1.5W specified for the Power Level II transceivers in [1], for which a power-up sequence is recommended. However, the FTLX1672M3BTL is factory set to power-up directly to its operating conditions. Upon request, it can be factory set to follow the power-up sequence specified for transceivers exceeding 1W, as per [1]. In power level I, the FTLX1672M3BTL does not carry traffic, but the 2-wire serial communication is active.

Please refer to [1] and Finisar Application Note AN-2076 for additional details.



# XII. Mechanical Specifications

Finisar FTLX1672M3BTL SFP+ transceivers are compatible with the SFF-8432 specification for improved pluggable form factor, and shown here for reference purposes only. Bail color is red.




Figure 2. Mechanical Dimensions

Note: the option of the label on the top side of the transceiver is not recommended





# **XIII. Host Board SFP+ Connector Recommendations**

∕2Rads and Vias are Chassis Ground, 11 Places Datum and Basic Dimension Established by Customer A Through Holes are Unplated 20 14.25 11.08 8.58 2.01 **∆** - Y-5.68 -X-0 -B-Detail X-10.00 PLACES 2.5 10 PLACES 2.5 -2.0A 11 PLACES -#0.85±0.05 | # | #0.1@|X|Y| -A-| | A

Figure 3. PCB Layout and Bezel Recommendations, as per [9]







#### NOTES:


⚠ MINIMUM PITCH ILLUSTRATED, ENGLISH DIMENSIONS ARE FOR REFERENCE ONLY

2. NOT RECOMMENDED FOR PCI EXPANSION CARD APPLICATIONS

Figure 4



# XIV. Host-Module Interface Diagram





#### XV. References

- 1. "Specifications for Enhanced 8.5 and 10 Gigabit Small Form Factor Pluggable Module 'SFP+ ", SFF Document Number SFF-8431, Revision 4.1, including SFF-8431 Rev 4.1 Addendum. September 15, 2013.
- 2. "Improved Pluggable Form factor", SFF Document Number SFF-8432, Revision 4.2, April 18, 2007.
- 3. "Digital Diagnostics Monitoring Interface for Optical Transceivers". SFF Document Number SFF-8472, Revision 11.3, June 11, 2013.
- 4. Directive 2011/65/EU of the European Council Parliament and of the Council, "on the restriction of the use of certain hazardous substances in electrical and electronic equipment"
- 5. "Application Note AN-2038: Finisar Implementation of RoHS Compliant Transceivers"
- 6. Small Form-factor Pluggable (SFP) Transceiver Multi-Source Agreement (MSA)
- 7. "Application Note AN-2030: Digital Diagnostic Monitoring Interface for SFP Optical Transceivers"

# XVI. For More Information

Finisar Corporation 1389 Moffett Park Drive Sunnyvale, CA 94089-1133 Tel. 1-408-548-1000 Fax 1-408-541-6138 sales@finisar.com www.finisar.com