## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Is Now Part of


## ON Semiconductor ${ }^{\circledR}$

## To learn more about ON Semiconductor, please visit our website at www.onsemi.com

[^0]
# Dual Bi-Directional I ${ }^{2} \mathrm{C}-$ Bus $^{\circledR}$ and SMBus Voltage-Level Translator 

## Features

- 2-Bit Bi-Directional Translator for SDA and SCL Lines in Mixed-Mode $I^{2} \mathrm{C}$-Bus Applications
- Standard-Mode, Fast-Mode, and Fast-Mode-Plus $I^{2} \mathrm{C}$-Bus and SMBus Compatible
- Less than 1.5 ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Mode $I^{2} \mathrm{C}$-Bus Devices and Multiple Masters
- Allows Voltage Level Translation Between:
- $V_{C C A}=1.0$ to 3.6 V and $\mathrm{V}_{C C B}=1.8-5.0 \mathrm{~V}$
- Supports $I^{2} C$ Clock Stretching and Multi-Master
- Provides Bi-directional Voltage Translation without Direction Pin
- Low $3.5 \Omega$ On-State Connection Between Input and Output Ports; Provides Less Signal Distortion
- Open-Drain I ${ }^{2}$ C-Bus I/O Ports (A0, A1, B0, and B1)
- 5 V -Tolerant $I^{2} \mathrm{C}$-Bus I/O Ports to Support MixedMode Signal Operation
- Lock-Up-Free Operation
- Flow-Through Pinout for Simpler Printed-Circuit Board Trace Routing
- Packaged in 8-Terminal Leadless MicroPak ${ }^{\text {TM }}$ ( $1.6 \mathrm{~mm} \times 1.6 \mathrm{~mm}$ ) and MSOP8 (TSSOP8)


## Description

The FXWA9306 is a dual, bi-directional, $\mathrm{I}^{2} \mathrm{C}$-bus and SMBus, voltage-level translator with an enable (OE) input that is operational from 1.0 V to $3.6 \mathrm{~V}\left(\mathrm{~V}_{\text {cca }}\right)$ and 1.8 V to $5.5 \mathrm{~V}\left(\mathrm{~V}_{\text {ссв }}\right)$ without requiring a direction pin.

As with standard $\mathrm{I}^{2} \mathrm{C}$-bus systems, pull-up resistors are required to provide the logic HIGH levels on the translator's bus. The FXWA9306 has a standard opendrain configuration of the $I^{2} \mathrm{C}$-bus. The size of these pullup resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standard-Mode, Fast-Mode, and Fast Mode Plus $I^{2} \mathrm{C}$-bus devices in addition to SMBus devices. The maximum frequency is dependent on the RC time constant, but generally supports $>2 \mathrm{MHz}$.
All channels have the same electrical characteristics and there is a minimum deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices and at the same time protects less-ESD resistant devices.


Figure 1. Block Diagram

## Ordering Information

| Part Number | Operating <br> Temperature Range | Top Mark | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FXWA9306L8X | -40 to $+85^{\circ} \mathrm{C}$ | LT | 8-Lead, MicroPak ${ }^{\text {TM }}, 1.6 \mathrm{~mm}$ Wide | 5000 Units on <br> Tape and Reel |
| FXMA9306MUX | -40 to $+85^{\circ} \mathrm{C}$ | 9306 | 8-Lead, MSOP Package, 3mm Wide | 4000 Units on <br> Tape and Reel |

## Pin Configuration



Figure 2. MicroPak ${ }^{\text {TM }}$ (Top-Through View)


Figure 3. MSOP (Top-Through View)

## Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | GND | Ground |
| 2 | $\mathrm{~V}_{\mathrm{CCA}}$ | Low Voltage A-Side Power Supply |
| 3 | $\mathrm{~A}_{0}$ | A-Side Input or 3-State Output. Connect to $\mathrm{V}_{\mathrm{CCA}}$ through a pull-up resistor. |
| 4 | $\mathrm{~A}_{1}$ | A-Side Input or 3-State Output. Connect to $\mathrm{V}_{\mathrm{CCA}}$ through a pull-up resistor. |
| 5 | $\mathrm{~B}_{1}$ | B-Side Input or 3-State Output. Connect to $\mathrm{V}_{\mathrm{CCB}}$ through a pull-up resistor. |
| 6 | $\mathrm{~B}_{0}$ | B-Side Input or 3-State Output. Connect to $\mathrm{V}_{\mathrm{CCB}}$ through a pull-up resistor. |
| 7 | $\mathrm{~V}_{\mathrm{CCB}}$ | High Voltage B-Side Power Supply |
| 8 | OE | Output Enable Input; connect to $\mathrm{V}_{\mathrm{CCB}}$ and pull-up through a high resistor. |

## Truth Table

| Control | Outputs |
| :---: | :---: |
| OE | 3-State |
| LOW Logic Level | Normal Operation; A0 $=$ B0, A1 $=$ B1 |
| HIGH Logic Level |  |

## Note:

1. If the OE pin is driven LOW, the FXWA9306 is disabled and the $A_{0}, A_{1}, B_{0}$, and $B_{1}$ pins are forced into 3 -state.
2. OE references $\mathrm{V}_{\mathrm{CCB}}$ and the OE logic levels should be at least 1 V higher than $\mathrm{V}_{\mathrm{CCA}}$, for best translator operation.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter |  | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CCA }}, \mathrm{V}_{\text {CCB }}$ | Supply Voltage |  | -0.5 | 7.0 | V |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage | A Port | -0.5 | 7.0 |  |
|  |  | B Port | -0.5 | 7.0 |  |
|  |  | Control Input (OE) | -0.5 | 7.0 |  |
| $\mathrm{V}_{0}$ | Output Voltage ${ }^{(3)}$ | $\mathrm{A}_{\mathrm{n}}$ Outputs 3-State | -0.5 | 7.0 | V |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs 3-State | -0.5 | 7.0 |  |
|  |  | $\mathrm{A}_{\mathrm{n}}$ Outputs Active | -0.5 | $\mathrm{V}_{\mathrm{CCA}}+0.5 \mathrm{~V}$ |  |
|  |  | $\mathrm{B}_{\mathrm{n}}$ Outputs Active | -0.5 | $\mathrm{V}_{\text {ccb }}+0.5 \mathrm{~V}$ |  |
| $\mathrm{I}_{\mathrm{CH}}$ | DC Channel Current |  |  | 90 | mA |
| $\mathrm{I}_{\mathrm{K}}$ | DC Input Diode Current | At $\mathrm{V}_{\text {IN }}<0 \mathrm{~V}$ |  | -50 | mA |
| lok | DC Output Diode Current | At $\mathrm{V}_{\mathrm{O}}<0 \mathrm{~V}$ |  | -50 | mA |
|  |  | At $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$ |  | +50 |  |
| $\mathrm{loh} / \mathrm{loL}$ | DC Output Source/Sink Current |  | -50 | +50 | mA |
| Icc | DC V ${ }_{\text {cc }}$ or Ground Current per Supply Pin |  |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| ILATCHup | Latch-up Performance Above $\mathrm{V}_{\text {cc }}$ and below GND at $125^{\circ} \mathrm{C}$ |  |  | $\pm 100$ | mA |
| ESD | Electrostatic Discharge Capability | Human Body Model, JESD22-A114-A |  | > 4000 | V |
|  |  | Human Body Model, Pin to Pin, B Port ${ }^{(4)}$ |  | > 8000 |  |
|  |  | Charged Device Model, JESD22-A115-A |  | > 1000 |  |

## Notes:

3. Io absolute maximum rating must be observed.
4. Test conditions: $B 0$ and $B 1$ vs. $V_{C C B}, B 0$ and $B 1$ vs. $G N D, V_{C C B}$ vs. GND

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol |  | Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | Power Supply Operating |  | 1.0 | 5.5 | V |
| $\mathrm{V}_{\text {CCB }}$ | Power Supply Operating |  | 1.8 | 5.5 | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | A Port | 0 | 5.5 | V |
|  |  | B Port | 0 | 5.5 |  |
|  |  | Control Input (OE) | 0 | 5.5 |  |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance, Junction to Ambient |  |  | 470 | C $/ \mathrm{W}$ |
| ISW(pass) | Pass Switch Current |  | 0 | 64 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Free Air Operating Temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

5. All unused inputs and I/O pins must be held at $\mathrm{V}_{\mathrm{CCI}}$ or GND.
6. $\quad \mathrm{V}_{\mathrm{CCA}} \leq \mathrm{V}_{\mathrm{CCB}}-1 \mathrm{~V}$ for best results in level-shifting applications.

## DC Electrical Characteristics

Unless otherwise noted, values are at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; all typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamping Voltage | $\mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}(\mathrm{OE})}=0 \mathrm{~V}$ |  |  |  | -1.2 | V |
| $\mathrm{I}_{\mathrm{H}}$ | High-Level Input Current | $\mathrm{V}_{\mathrm{I}}=5 \mathrm{~V}$; $\mathrm{V}_{\text {I(OE) }}=0 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{\mathrm{i}}(\mathrm{OE})$ | OE Pin Input Capacitance | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 V |  |  | 7.1 |  | pF |
| $\mathrm{C}_{\mathrm{i} / \mathrm{O} \text { (off) }}$ | Off-State I/O Pin Capacitance A0, A1, B0, B1 | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or $0 \mathrm{~V} ; \mathrm{V}_{\text {I(OE) }}=0 \mathrm{~V}$ |  |  | 4 | 6 | pF |
| $\mathrm{C}_{\mathrm{i} / \mathrm{O}(\text { on) }}$ | On-State I/O Pin Capacitance A0, A1, B0, B1 | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or $0 \mathrm{~V} ; \mathrm{V}_{\text {I(OE) }}=3 \mathrm{~V}$ |  |  | 9.3 | 12.5 | pF |
| Ron ${ }^{(7)}$ | On-State Resistance A0/B0, A1/B1 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} ; \\ & \mathrm{l}_{0}=64 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {I(OE) }}=4.5 \mathrm{~V}$ |  | 2.4 | 5.0 | $\Omega$ |
|  |  |  | $\mathrm{V}_{\text {I(OE) }}=3 \mathrm{~V}$ |  | 3.0 | 6.0 |  |
|  |  |  | $\mathrm{V}_{\text {(OE) }}=2.3 \mathrm{~V}$ |  | 3.8 | 8.0 |  |
|  |  |  | $\mathrm{V}^{\text {(OE) }}$ = 1.5 V |  | 9.0 | 20.0 |  |
| Vol | Voltage Output Low | $\begin{aligned} & \mathrm{V}_{\text {CCA }}=1 \mathrm{~V}, \\ & \mathrm{~V}_{\text {PUD }}=5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL}}=3 \mathrm{~mA} \\ & \text { (B->A Dir) } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}(\mathrm{B} 0$ or B 1$)=0.1 \mathrm{~V}$ |  |  | 0.15 | V |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}(\mathrm{B} 0$ or B 1$)=0.2 \mathrm{~V}$ |  |  | 0.25 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}(\mathrm{B0}$ or B 1$)=0.3 \mathrm{~V}$ |  |  | 0.35 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}(\mathrm{B0}$ or B 1$)=0.4 \mathrm{~V}$ |  |  | 0.45 |  |

## Notes:

7. Measured by the voltage drop between the A 0 and B 0 or A 1 and B 1 terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two terminals.

## AC Electrical Characteristics

$T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Direction is from B port to A port (translating down). Values guaranteed by design.

| Symbol | Parameter | Conditions | Load Condition: | Min: | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tplu | Low-to-High Propagation Delay, from (Input) B0 or B1 to (Output) A0 or A1 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}(\mathrm{OE})}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=3.3 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCA}}=2.3 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.60 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 2.00 |  |
| $t_{\text {PHL }}$ | High-to-Low Propagation Delay, from (Input) B0 or B1 to (Output) A0 or A1 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.75 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.50 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 2.00 |  |
| tplh | Low-to-High Propagation Delay, from (Input) B0 or B1 to (Output) A0 or A1 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}(\mathrm{OE})}=2.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=2.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCA}}=1.5 \mathrm{~V} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.60 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.20 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 2.00 |  |
| $t_{\text {PHL }}$ | High-to-Low Propagation Delay, from (Input) B0 or B1 to (Output) A0 or A1 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.75 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.50 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 2.00 |  |
| tplh | Low-to-High Propagation Delay, from (Input) A0 or A1 to (Output) B0 or B1 | $\begin{aligned} & \mathrm{V}_{\text {I(OE })}=3.3 \mathrm{~V} ; \mathrm{V}_{\text {IH }}=2.3 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{TT}}=3.3 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{M}}=1.15 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCA}}=2.3 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \end{aligned}$ | $C_{L}=15 \mathrm{pF}$ | 0 | 0.50 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.00 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 1.75 |  |
| $t_{\text {PHL }}$ | High-to-Low Propagation Delay, from (Input) A0 or A1 to (Output) B0 or B1 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.80 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 1.65 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 2.75 |  |
| tplh | Low-to-High Propagation Delay, from (Input) AO or A1 to (Output) B0 or B1 | $\begin{aligned} & \mathrm{V}_{\text {I(OE) }}=2.5 \mathrm{~V} ; \mathrm{V}_{\text {IH }}=1.5 \mathrm{~V} ; \\ & \mathrm{V}_{\text {IL }}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{TT}}=2.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{M}}=0.75 \mathrm{~V} ; \mathrm{V}_{\mathrm{CCA}}=1.5 \mathrm{~V} ; \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 0.50 | ns |
|  |  |  | $C_{L}=30 \mathrm{pF}$ | 0 | 1.00 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 1.75 |  |
| $t_{\text {PHL }}$ | High-to-Low Propagation Delay, from (Input) A0 or A1 to (Output) B0 or B1 |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | 0 | 1.00 | ns |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 0 | 2.00 |  |
|  |  |  | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | 0 | 3.30 |  |



Figure 4. Load Circuit

## Notes:

8. $\mathrm{S} 1=$ translating up (A-to-B direction), $\mathrm{S} 2=$ translating down (B-to-A direction).
9. $C_{L}$ includes probe and jig capacitance.
10. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{O}}=50 \Omega$; $\mathrm{t}_{\mathrm{r}} \leq 2 \mathrm{~ns} ; \mathrm{t}_{\mathrm{f}} \leq 2 \mathrm{~ns}$.
11. The outputs are measured one at a time, with one transmission per measurement.

## Application Information



Figure 5. Application (Switch Always Enabled)
Figure 6. Application (Switch Enable Control)
Note:
12. The applied voltages at $\mathrm{V}_{\mathrm{CCA}}$ and $\mathrm{V}_{\mathrm{PU}(\mathrm{D})}$ should be such that $\mathrm{V}_{\mathrm{CCB}}$ is at least 1 V higher than $\mathrm{V}_{C C A}$ for best translator operation.

## Bi-directional Translation

For the bi-directional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the OE input must be connected to $\mathrm{V}_{\text {Ссв }}$ and both pins pulled to HIGH side $\mathrm{V}_{\mathrm{PU}(\mathrm{D})}$ through a pull-up resistor (typically $200 \mathrm{k} \Omega$ ). This allows $\mathrm{V}_{\text {ссв }}$ to regulate the OE input. A filter capacitor on $\mathrm{V}_{\mathrm{CCB}}$ is recommended. The $I^{2} \mathrm{C}$-bus master output can be totem-pole or opendrain (pull-up resistors may be required) and the $I^{2} \mathrm{C}$-bus device output can be totem-pole or open-drain (pull-up resistors are required to pull the B0 and B1 outputs to $\left.V_{P U(D)}\right)$. However, if either output is totem-pole, data must be uni-directional or the outputs must be 3 -
stateable and be controlled by some direction-controlled mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

The reference supply voltage $\left(\mathrm{V}_{\mathrm{CCA}}\right)$ is connected to the processor core power supply voltage. When $\mathrm{V}_{\text {CCB }}$ is connected through a $200 \mathrm{k} \Omega$ resistor to a $3.3 \mathrm{~V}-5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{PU}(\mathrm{D})}$ power supply, and $\mathrm{V}_{\mathrm{CCA}}$ is set between 1.0 V and $\left(\mathrm{V}_{\mathrm{PU}(\mathrm{D})}-\right.$ 1 V ), the output of each A 0 and A 1 has a maximum output voltage equal to $\mathrm{V}_{C C A}$ and the output of each B0 and B1 has a maximum output voltage equal to $\mathrm{V}_{\mathrm{PU}(\mathrm{D})}$.

Table 1. Application Operating Conditions (refer to Figure 6)
All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BIAS}}\left(\mathrm{V}_{\mathrm{CCB}}\right)$ | Reference Bias Voltage |  | $\mathrm{V}_{\mathrm{CCA}}+0.6$ | 2.1 | 5.0 | V |
| $\mathrm{~V}_{\text {I(OE) }}$ | OE Pin Input Voltage |  | $\mathrm{V}_{\mathrm{CCA}}+0.6$ | 2.1 | 5.0 | V |
| $\mathrm{~V}_{\mathrm{CCA}}$ | Reference Voltage |  | 0 | 1.5 | 4.4 | V |
| $\mathrm{I}_{\mathrm{SW}(\mathrm{pass})}$ | Pass Switch Current |  |  | 14 |  | mA |
| $\mathrm{I}_{\text {REF }}$ | Reference Current | Transistor |  | 5 |  | $\mu \mathrm{~A}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature | Operating in Free Air | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

## Sizing Pull-Up Resistor

The pull-up resistor value needs to limit the current through the pass transistor when it is in the on state to about 15 mA . This ensures a pass voltage of 260 mV to 350 mV . If the current through the pass transistor is higher than 15 mA , the pass voltage is higher in the on state. To set the current through each pass transistor at 15 mA , the pull-up resistor value is calculated as:

$$
\begin{equation*}
R_{P U}=\frac{V_{P U}(D)-0.35 \mathrm{~V}}{0.015 \mathrm{~A}} \tag{1}
\end{equation*}
$$

Table 2 summarizes the resistor reference voltages and currents at $15 \mathrm{~mA}, 10 \mathrm{~mA}$, and 3 mA . The resistor values shown in the $+10 \%$ column or a larger value should be used to ensure that the pass voltage of the transistor would be 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the of the FXWA9306 device at 0.175 V , although the 15 mA only applies to the current flowing through the FXWA9306 device.

Table 2. Application Operating Conditions
Calculated for $\mathrm{V}_{\mathrm{OL}}=0.35 \mathrm{~V}$; assumes output driver $\mathrm{V}_{\mathrm{OL}}=0.175 \mathrm{~V}$ at stated current.

| $\mathrm{V}_{\mathrm{PU} \text { (D) }}$ | Pull-Up Resistor Value ( $\Omega$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 15mA |  | 10 mA |  | 3mA |  |
|  | Nominal | +10\% ${ }^{(13)}$ | Nominal | +10\% ${ }^{(13)}$ | Nominal | +10\% ${ }^{(13)}$ |
| 5.0 V | 310 | 341 | 465 | 512 | 1550 | 1705 |
| 3.3 V | 197 | 217 | 295 | 325 | 983 | 1082 |
| 2.5 V | 143 | 158 | 215 | 237 | 717 | 788 |
| 1.8 V | 97 | 106 | 145 | 160 | 483 | 532 |
| 1.5 V | 77 | 85 | 115 | 127 | 383 | 422 |
| 1.2 V | 57 | 63 | 85 | 94 | 283 | 312 |

Note:
13. $+10 \%$ to compensate for $\mathrm{V}_{\mathrm{CC}}$ range and resistor tolerance.

## Maximum Frequency Calculation

The maximum frequency is totally dependent upon the specifics of the application. The FXWA9306 behaves like a wire with the additional characteristics of transistor device physics and should be capable of performing at higher frequencies if used correctly.
Here are some guidelines to follow that help maximize the performance of the device:

- Keep trace lengths to a minimum by placing the FXWA9306 close to the processor.
- The trace length should be less than half the time of flight to reduce ringing and reflections.
- The faster the edge of the signal, the higher the chance of ringing.
- The greater the drive strength (up to 15 mA ), the higher the frequency the device can use.

In a 3.3 V to 1.8 V direction level shift, if the 3.3 V side is being driven by a totem-pole type driver; no pull-up resistor is needed on the 3 V side. The capacitance and
line length of concern is on the 1.8 V side because it is driven through the on resistance of the FXWA9306. If the line length on the 1.8 V side is long enough, there can be a reflection at the chip / terminating end of the wire when the transition time is shorter than the time of flight of the wire. This is because the FXWA9306 looks like a high-impedance path compared to the wire. If the wire is too long and the lumped capacitance is not excessive, the signal is only slightly degraded by the series resistance added by passing through the FXWA9306. If the lumped capacitance is large, the rise time deteriorates. The fall time is much less affected and if the rise time is slowed down too much, the duty cycle of the clock is degraded and, at some point, the clock is no longer useful. So, the principle design consideration is to minimize the wire length and the capacitance on the 1.8 V side for the clock path. A pullup resistor on the 1.8 V side can be used to trade a slower fall time for a faster rise time and can also reduce overshoot in some cases.

## Additional Note

The FXWA9306 is not a bus buffer that provides both level translation and physical capacitance isolation to either side of the bus when both sides are connected. The FXWA9306 only isolates the sides when the device is disabled and provides level translation when active.
The FXWA9306 can be used to run two buses: one at 400 kHz operating frequency and the other at 100 kHz operating frequency. If the two buses are operating at different frequencies, the 100 kHz bus must be isolated when the 400 kHz operation of the bus is required. If the master is running at 400 kHz , the maximum system operating frequency may be less than 400 kHz because of the delays added to the translator.

When the A1 or B1 port is LOW, the clamp is in the ONstate and a low-resistance connection exists between the A1 and B1 ports. Assuming the higher voltage is on the B1 port, when the B1 port is HIGH, the voltage on the A 1 port is limited by the voltage set by $\mathrm{V}_{\text {CCA }}$. When the A1 port is HIGH, the B1 port is pulled to the drain pull-up supply voltage ( $\mathrm{V}_{\mathrm{PU}(\mathrm{D})}$ ) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The A0/B0 channel also functions as the A1/B1 channel-

| REVISIONS |  |  |  |
| :---: | :---: | :---: | :---: |
| NBR | DESCRIPTION | DATE | BY/APP'D |
| B | REDREW FORMER NSC DWG | 07JUN2006 | H.ALLEN |
| 3 | * REMOVE SITE ADDRESS AND CHANGE REVISION TO NUMERICAL. <br> * CHANGE LEAD WIDTH FROM 0.27-0.38 TO 0.22-0.40. <br> * CHANGE STAND OFF FROM 0.05 MIN TO 0.00 MIN . <br> * CHANGE LEAD THICKNESS FROM 0.13MIN TO 0.08MIN. <br> * CHANGE FOOT LENGTH FROM O.70MAX TO 0.80MAX. | 20AUG2009 | KHLEE/FSSZ |
| 4 | * REVERT LEAD WIDTH TO PREV REV 0.27-0.38. <br> * REVERT STAND OFF TO. 05 MIIN . <br> * REVERT LEAD THICKNESS TO 0.13MIN. <br> * REVERT FOOT LENGTH TO 0.70MAX. | 24SEP2009 | KHLEE/FSSZ |



TOP VIEW


LAND PATTERN RECOMMENDATION


DETAIL A
SCALE 20:1
E. LAND PATTERN AS PER IPC7351\#TSOP65P490X110-8BL
F. FILE NAME: MKT-MUA08AREV4



NOTES:
A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
B. DIMENSIONS ARE IN MILLIMETERS.
C. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
D. DRAWING FILENAME: MKT-MAC08ArevE.


#### Abstract

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    
    
    
    
    
    
    
    
    
     is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

