

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China












GS1660A

HD/SD SDI Receiver Complete with SMPTE Video Processing

Key Features

- Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
- Supports SMPTE 292, SMPTE 259M-C and DVB-ASI
- Integrated Reclocker with low phase noise integrated VCO
- Serial digital reclocked, or non-reclocked output
- Ancillary data extraction
- Parallel data bus selectable as either 20-bit or 10-bit
- Comprehensive error detection and correction features
- Output H, V, F or CEA 861 Timing Signals
- 1.2V digital core power supply, 1.2V and 3.3V analog power supplies, and selectable 1.8V or 3.3V I/O power supply
- GSPI Host Interface
- Wide temperature range of -40°C to +85°C
- Low power operation (typically 280mW)
- Small 11mm x 11mm 100-ball BGA package
- Pb-free and RoHS compliant

Applications



Description

The GS1660A is a multi-rate SDI Receiver which includes complete SMPTE processing, as per 292M and SMPTE 259M-C. The SMPTE processing features can be bypassed to support signals with other coding schemes.

www.semtech.com

The device features an integrated Reclocker with an internal VCO and a wide Input Jitter Tolerance (IJT) of 0.7UI.

A serial digital loop through output is provided, which can be configured to output either reclocked or non-reclocked serial digital data. The Serial Digital Output can be connected to an external Cable Driver.

The device operates in one of four basic modes: SMPTE mode, DVB-ASI mode, Data-Through mode or Standby mode.

In SMPTE mode, the GS1660A performs SMPTE de-scrambling and NRZI to NRZ decoding and word alignment. Line-based CRC errors, line number errors, TRS errors and ancillary data check sum errors can all be detected. The GS1660A also provides ancillary data extraction. The entire ancillary data packet is extracted, and written to host-accessible registers. Other processing functions include H:V:F timing extraction, Luma and Chroma ancillary data indication, video standard detection, and SMPTE 352M packet detection and decoding. All of the processing features are optional and may be enabled or disabled via the Host Interface.


In DVB-ASI mode, 8b/10b decoding is applied to the received data stream.

In Data-Through mode, all forms of SMPTE and DVB-ASI decoding are disabled, and the device can be used as a simple serial to parallel converter.

The device can also be placed in a lower power Standby mode. In this mode, no signal processing is carried out and the parallel output is held static.

Parallel data outputs are provided in 20-bit or 10-bit multiplexed format for HD and SD video rates. The associated Parallel Clock input signal operates at 148.5 or 148.5/1.001MHz (HD 10-bit multiplexed modes), 74.25 or 74.25/1.001MHz (for HD 20-bit mode), 27MHz (for SD 10-bit mode) and 13.5MHz (for SD 20-bit mode).

Functional Block Diagram



GS1660A Functional Block Diagram



Contents

Key	y Features	1
Ap	plications	1
Des	scription	1
Fur	nctional Block Diagram	2
1. F	Pin Out	7
	1.1 Pin Assignment	7
	1.2 Pin Descriptions	7
2. E	Electrical Characteristics	14
	2.1 Absolute Maximum Ratings	14
	2.2 Recommended Operating Conditions	14
	2.3 DC Electrical Characteristics	15
	2.4 AC Electrical Characteristics	16
3. I	nput/Output Circuits	20
4. I	Detailed Description	23
	4.1 Functional Overview	23
	4.2 Serial Digital Input	23
	4.3 Serial Digital Loop-Through Output	23
	4.4 Serial Digital Reclocker	24
	4.4.1 PLL Loop Bandwidth	24
	4.5 External Crystal/Reference Clock	25
	4.6 Lock Detect	26
	4.6.1 Asynchronous Lock	27
	4.6.2 Signal Interruption	28
	4.7 SMPTE Functionality	
	4.7.1 Descrambling and Word Alignment	
	4.8 Parallel Data Outputs	
	4.8.1 Parallel Data Bus Buffers	
	4.8.2 Parallel Output in SMPTE Mode	31
	4.8.3 Output Data Format in DVB-ASI Mode	
	4.8.4 Parallel Output in Data-Through Mode	
	4.8.5 Parallel Output Clock (PCLK)	
	4.9 Timing Signal Generator	
	4.9.1 Manual Switch Line Lock Handling	
	4.9.2 Automatic Switch Line Lock Handling	
	4.10 Programmable Multi-function Outputs	
	4.11 H:V:F Timing Signal Generation	
	4.11.1 CEA-861 Timing Generation	
	4.12 Automatic Video Standards Detection	
	4.12.1 2K Support	
	4.13 Data Format Detection & Indication	
	4.14 EDH Detection	
	4.14.1 EDH Packet Detection	
	4.14.2 EDH Flag Detection	
	4.15 Video Signal Error Detection & Indication	
	3.6 2 2 2	50



4.15.1 TRS Error Detection	52
4.15.2 Line Based CRC Error Detection	52
4.15.3 EDH CRC Error Detection	52
4.15.4 HD Line Number Error Detection	53
4.16 Ancillary Data Detection & Indication	53
4.16.1 Programmable Ancillary Data Detection	54
4.16.2 SMPTE 352M Payload Identifier	55
4.16.3 Ancillary Data Checksum Error	55
4.16.4 Video Standard Error	56
4.17 Signal Processing	56
4.17.1 TRS Correction & Insertion	57
4.17.2 Line Based CRC Correction & Insertion	57
4.17.3 Line Number Error Correction & Insertion	58
4.17.4 ANC Data Checksum Error Correction & Insertion	58
4.17.5 EDH CRC Correction & Insertion	58
4.17.6 Illegal Word Re-mapping	58
4.17.7 TRS and Ancillary Data Preamble Remapping	58
4.17.8 Ancillary Data Extraction	59
4.18 GSPI - HOST Interface	63
4.18.1 Command Word Description	64
4.18.2 Data Read or Write Access	64
4.18.3 GSPI Timing	65
4.19 Host Interface Register Maps	67
4.20 JTAG Test Operation	75
4.21 Device Power-up	77
4.22 Device Reset	77
4.23 Standby Mode	77
5. Application Reference Design	78
5.1 Typical Application Circuit	78
6. References & Relevant Standards	79
7. Package & Ordering Information	80
7.1 Package Dimensions	80
7.2 Packaging Data	81
7.3 Marking Diagram	81
7.4 Solder Reflow Profiles	82
7.5 Ordering Information	82
Revision History	82

List of Figures

Figure 3-1: Digital Input Pin with Schmitt Trigger	. 20
Figure 3-2: Bidirectional Digital Input/Output Pin	. 20
Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength	. 21
Figure 3-4: XTAL1/XTAL2/XTAL-OUT	. 21
Figure 3-5: VBG	. 21
Figure 3-6: LB_CONT	. 22
Figure 3-7: Loop Filter	. 22
Figure 3-8: SDI/SDI and TERM	. 22
Figure 3-9: SDO/ SDO	. 22
Figure 4-1: 27MHz Clock Sources	. 26
Figure 4-2: PCLK to Data and Control Signal Output Timing - SDR Mode 1	. 29
Figure 4-3: PCLK to Data and Control Signal Output Timing - SDR Mode 2	. 30
Figure 4-4: Switch Line Locking on a Non-Standard Switch Line	. 34
Figure 4-5: H:V:F Output Timing - HDTV 20-bit Mode	. 38
Figure 4-6: H:V:F Output Timing - HDTV 10-bit Mode	. 38
Figure 4-7: H:V:F Output Timing - HD 20-bit Output Mode	. 38
Figure 4-8: H:V:F Output Timing - HD 10-bit Output Mode	. 39
Figure 4-9: H:V:F Output Timing - SD 20-bit Output Mode	. 39
Figure 4-10: H:V:F Output Timing - SD 10-bit Output Mode	. 39
Figure 4-11: H:V:DE Output Timing 1280 x 720p @ 59.94/60 (Format 4)	. 40
Figure 4-12: H:V:DE Output Timing 1920 x 1080i @ 59.94/60 (Format 5)	. 41
Figure 4-13: H:V:DE Output Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)	. 42
Figure 4-14: H:V:DE Output Timing 1280 x 720p @ 50 (Format 19)	. 42
Figure 4-15: H:V:DE Output Timing 1920 x 1080i @ 50 (Format 20)	. 43
Figure 4-16: H:V:DE Output Timing 720 (1440) x 576 @ 50 (Format 21 & 22)	. 44
Figure 4-17: H:V:DE Output Timing 1920 x 1080p @ 23.94/24 (Format 32)	. 44
Figure 4-18: H:V:DE Output Timing 1920 x 1080p @ 25 (Format 33)	. 45
Figure 4-19: H:V:DE Output Timing 1920 x 1080p @ 29.97/30 (Format 34)	
Figure 4-20: 2K Feature Enhancement	. 48
Figure 4-21: Y/1ANC and C/2ANC Signal Timing	. 54
Figure 4-22: Ancillary Data Extraction - Step A	. 60
Figure 4-23: Ancillary Data Extraction - Step B	. 61
Figure 4-24: Ancillary Data Extraction - Step C	. 62
Figure 4-25: Ancillary Data Extraction - Step D	. 62
Figure 4-26: GSPI Application Interface Connection	. 63
Figure 4-27: Command Word Format	. 64
Figure 4-28: Data Word Format	. 64
Figure 4-29: Write Mode	
Figure 4-30: Read Mode	. 65
Figure 4-31: GSPI Time Delay	
Figure 4-32: In-Circuit JTAG	
Figure 4-33: System JTAG	
Figure 4-34: Reset Pulse	
Figure 7-1: Pb-free Solder Reflow Profile	



List of Tables

Table 1-1: Pin Descriptions	7
Table 2-1: Absolute Maximum Ratings	14
Table 2-2: Recommended Operating Conditions	14
Table 2-3: DC Electrical Characteristics	15
Table 2-4: AC Electrical Characteristics	16
Table 4-1: Serial Digital Output	24
Table 4-2: PLL Loop Bandwidth	25
Table 4-3: Input Clock Requirements	26
Table 4-4: Lock Detect Conditions	27
Table 4-5: GS1660A Output Video Data Format Selections	30
Table 4-6: GS1660A PCLK Output Rates	32
Table 4-7: Switch Line Position for Digital Systems	35
Table 4-8: Output Signals Available on Programmable Multi-Function Pins	36
Table 4-9: Supported CEA-861 Formats	39
Table 4-10: Supported Video Standard Codes	46
Table 4-11: Data Format Register Codes	49
Table 4-12: Error Status Register and Error Mask Register	51
Table 4-13: IOPROC_DISABLE Register Bits	57
Table 4-14: GSPI Time Delay	65
Table 4-15: GSPI Timing Parameters (50% levels; 3.3V or 1.8V operation)	66
Table 4-16: Configuration and Status Registers	67
Table 4-17: ANC Extraction FIFO Access Registers	75
Table 7-1: Packaging Data	81



1. Pin Out

1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
Α	VBG	LF	LB_CONT	VCO_ VDD	STAT0	STAT1	IO_VDD	PCLK	DOUT18	DOUT17
В	A_VDD	PLL_ VDD	RSV	VCO_ GND	STAT2	STAT3	IO_GND	DOUT19	DOUT16	DOUT15
С	SDI	A_GND	PLL_ VDD	PLL_ VDD	STAT4	STAT5	RESET _TRST	DOUT12	DOUT14	DOUT13
D	SDI	A_GND	A_GND	PLL_ GND	CORE _GND	CORE _VDD	FW_EN /DIS	JTAG/ HOST	IO_GND	IO_VDD
Е	SDI_VDD	SDI_GND	A_GND	PLL_ GND	CORE _GND	CORE _VDD	SDOUT_ TDO	SDIN_ TDI	DOUT10	DOUT11
F	TERM	RSV	A_GND	PLL_ GND	CORE _GND	CORE _VDD	CS_ TMS	SCLK_ TCK	DOUT8	DOUT9
G	RSV	RSV	RC_BYP	CORE _GND	CORE _GND	CORE _VDD	SMPTE_ BYPASS	DVB_ASI	IO_GND	IO_VDD
Н	BUFF_ VDD	BUFF_ GND	RSV	RSV	TIM_861	XTAL_ OUT	<u>20bit/</u> 10bit	IOPROC_ EN/DIS	DOUT6	DOUT7
J	SDO	SDO_ EN/DIS	RSV	RSV	RSV	XTAL2	IO_GND	DOUT1	DOUT4	DOUT5
K	SDO	STANDBY	RSV	RSV	RSV	XTAL1	IO_VDD	DOUT0	DOUT2	DOUT3

1.2 Pin Descriptions

Table 1-1:Pin Descriptions

Pin Number	Name	Timing	Туре	Description
A1	VBG		Analog Input	Band Gap voltage filter connection.
A2	LF		Analog Input	Loop Filter component connection.
A3	LB_CONT		Analog Input	Connection for loop bandwidth control resistor.
A4	VCO_VDD		Input Power	POWER pin for the VCO. Connect to a 1.2V \pm 5% analog supply followed by a RC filter (see 5.1 Typical Application Circuit). A 105 Ω 1% resistor must be used in the RC filter circuit. VCO_VDD is nominally 0.7V.

Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description	
A5, A6, B5,	STAT[0:5]		Output	MULTI-FUNCTIONAL OU	JTPUT PORT.
B6, C5, C6					out Logic parameters in the DC Electrical rogic level threshold and compatibility.
				Each of the STAT [0:5] pone of the following sign	oins can be configured individually to outpu gnals:
				Signal	Default
				H/HSYNC	STAT0
				V/VSYNC	STAT1
				F/DE	STAT2
				LOCKED Y/1ANC	STAT3 STAT4
				C/2ANC	31A14 _
				DATA ERROR	STAT5
				VIDEO ERROR	_
				EDH DETECTED	-
				CARRIER DETECT	_
				RATE_DET	-
A7, D10, G10, K7	IO_VDD		Input Power	POWER connection for digital.	digital I/O. Connect to 3.3V or 1.8V DC
A8	PCLK		Output	PARALLEL DATA BUS CL	оск
					out Logic parameters in the DC Electrical r logic level threshold and compatibility.
				HD 10-bit mode	PCLK @ 148.5 or 148.5/1.001MHz
				HD 20-bit mode	PCLK @ 74.25 or 74.25/1.001MHz
				SD 10-bit mode	PCLK @ 27MHz
				SD 20-bit mode	PCLK @ 13.5MHz
A9, A10, B8,	DOUT18, 17, 19,		Output	PARALLEL DATA BUS	
B9, B10,C8, C9, C10, E9, E10	16, 15, 12, 14, 13, 10, 11				out Logic parameters in the DC Electrical r logic level threshold and compatibility.
				20-bit mode 20bit/10bit = HIGH	SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Luma data output for SD and HD data rates.
					DVB-ASI mode (SMPTE_BYPASS = LOV and DVB_ASI = HIGH): Not defined
					Data-Through mode (SMPTE_BYPASS LOW and DVB_ASI = LOW): Data output
				10-bit <u>mode</u> 20bit/10bit = LOW	SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Multiplexed Luma/Chroma data outpu for SD and HD data rates.
					DVB-ASI mode (SMPTE_BYPASS = LOV and DVB_ASI = HIGH): 8b/10b decoded DVB-ASI data
					Data-Through mode (SMPTE_BYPASS LOW and DVB_ASI = LOW): Data output



Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
B1	A_VDD		Input Power	POWER pin for analog circuitry. Connect to 3.3V DC analog.
B2, C3, C4	PLL_VDD		Input Power	POWER pins for the Reclocker PLL. Connect to 1.2V DC analog.
B3, F2, G1, G2	RSV			These pins must be left unconnected.
B4	VCO_GND		Input Power	GND pin for the VCO. Connect to analog GND.
B7, D9, G9, J7	IO_GND		Input Power	GND connection for digital I/O. Connect to digital GND.
C1, D1	SDI, SDI		Analog Input	Serial Digital Differential Input.
C2, D2, D3, E3, F3	A_GND		Input Power	GND pins for sensitive analog circuitry. Connect to analog GND.
C7	RESET_TRST		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to reset the internal operating conditions to default settings and to reset the JTAG sequence.
				Normal mode (JTAG/HOST = LOW):
				When LOW, all functional blocks are set to default conditions and all digital output signals become high impedance.
				When HIGH, normal operation of the device resumes.
				JTAG test mode (JTAG/ \overline{HOST} = HIGH):
				When LOW, all functional blocks are set to default and the JTAG tessequence is reset.
				When HIGH, normal operation of the JTAG test sequence resumes after $\overline{\text{RESET_TRST}}$ is de-asserted.
D4, E4, F4	PLL_GND		Input Power	GND pins for the Reclocker PLL. Connect to analog GND.
D5, E5, F5, G4, G5	CORE_GND		Input Power	GND connection for device core. Connect to digital GND.
D6, E6, F6, G6	CORE_VDD		Input Power	POWER connection for device core. Connect to 1.2V DC digital.
D7	SW_EN		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable switch-line locking, as described in Section 4.9.1.
D8	JTAG/HOST		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select JTAG test mode or host interface mode.
				When JTAG/ $\overline{\text{HOST}}$ is HIGH, the host interface port is configured fo JTAG test.
				When JTAG/HOST is LOW, normal operation of the host interface port resumes.
E1	SDI_VDD		Input Power	POWER pin for SDI buffer. Connect to 3.3V DC analog.



Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
E2	SDI_GND		Input Power	GND pin for SDI buffer. Connect to analog GND.
E7	SDOUT_TDO		Output	COMMUNICATION SIGNAL OUTPUT
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				GSPI serial data output/test data out.
				In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test results from the device.
				In host interface mode, this pin is used to read status and configuration data from the device.
				Note: GSPI is slightly different than the SPI. For more details on GSPI, please refer to 4.18 GSPI - HOST Interface.
E8	SDIN_TDI		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				GSPI serial data in/test data in.
				In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test data into the device.
				In host interface mode, this pin is used to write address and configuration data words into the device.
F1	TERM		Analog Input	Decoupling for internal SDI termination resistors.
F7	CS_TMS		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Chip select / test mode start.
				In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is Test Mode Start, used to control the operation of the JTAG test.
				In host interface mode (JTAG/HOST = LOW), this pin operates as the host interface chip select and is active LOW.
F8	SCLK_TCK		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Serial data clock signal.
				In JTAG mode (JTAG/ \overline{HOST} = HIGH), this pin is the JTAG clock.
				In host interface mode (JTAG/ $\overline{\text{HOST}}$ = LOW), this pin is the host interface serial bit clock.
				All JTAG/host interface addresses and data are shifted into/out of the device synchronously with this clock.

Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description	
F9, F10, H9,	DOUT8, 9, 6, 7, 1,		Output	PARALLEL DATA BUS	
H10, J8, J9, J10, K8, K9, K10	4, 5, 0, 2, 3				t Logic parameters in the DC Electrical ogic level threshold and compatibility.
				20-bit mode 20bit/10bit = HIGH	SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Chroma data output for SD and HD data rates.
					DVB-ASI mode (SMPTE_BYPASS = LOW and DVB_ASI = HIGH): Not defined
					Data-Through mode (SMPTE_BYPASS = LOW and DVB_ASI = LOW): Data output
				10-bit mode 20bit/10bit = LOW	Forced LOW
G3	RC_BYP		Input	CONTROL SIGNAL INPUT	
				•	ogic parameters in the DC Electrical ogic level threshold and compatibility.
				version of the input serial	e serial digital output is the buffered data. When this pin is HIGH, the serial cked version of the input serial data.
G7	SMPTE_BYPASS		Input/Output	CONTROL SIGNAL INPUT/	ОИТРИТ
					Output Logic parameters in the DC able for logic level threshold and
				Indicates the presence of	valid SMPTE data.
				(Default), this pin is an Ol	in the host interface register is HIGH JTPUT. SMPTE_BYPASS is HIGH when the ompliant input. SMPTE_BYPASS is LOW s.
				When the AUTO/MAN bit pin is an INPUT:	in the host interface register is LOW, this
					es place, and none of the I/O processing available when SMPTE_BYPASS is set
				When SMPTE_BYPASS is so scrambling and I/O proces	et HIGH, the device carries out SMPTE ssing.
				When SMPTE_BYPASS and operates in Data-Through	d DVB_ASI are both set LOW, the device n mode.



Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
G8	DVB_ASI		Input/Output	CONTROL SIGNAL INPUT
				Please refer to the Input/Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable/disable DVB-ASI data extraction in manual mode.
				When the AUTO/MAN bit in the host interface is LOW, this pin is an input and when the DVB_ASI pin is set HIGH the device carries out DVB_ASI data extraction and processing. The SMPTE_BYPASS pin must be set LOW. When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in Data-Through mode.
				When the AUTO/MAN bit in the host interface is HIGH (Default), DVB-ASI is configured as a status output (set LOW), and DVB-ASI input streams are not supported or recognized.
H1	BUFF_VDD		Input Power	POWER pin for the serial digital output 50Ω buffer. Connect to 3.3V DC analog.
H2	BUFF_GND		Input Power	GND pin for the cable driver buffer. Connect to analog GND.
H3, H4, J3, J4, J5, K3, K5	RSV			These pins must be connected to CORE_GND.
H5	TIM_861		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select CEA-861 timing mode.
				When TIM_861 is HIGH, the device outputs CEA 861 timing signals (HSYNC/VSYNC/DE) instead of H:V:F digital timing signals.
Н6	XTAL_OUT		Digital Output	Buffered 27MHz crystal output. Can be used to cascade the crystal signal.
H7	20bit/10bit		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select the output bus width.
				HIGH = 20-bit, LOW = 10-bit.
Н8	IOPROC_EN/DIS		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable or disable video processing features. When IOPROC_EN is HIGH, the video processing features of the device are enabled. When IOPROC_EN is LOW, the processing features of the device are disabled, and the device is in a low-latency operating mode.
J1, K1	SDO, SDO		Output	Serial Data Output Signal.
				50Ω CML buffer for interfacing to an external cable driver.
				Serial digital output signal operating at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s.



Table 1-1:Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
J2	SDO_EN/ DIS		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable/disable the serial digital output stage.
				When SDO_EN/DIS is LOW, the serial digital output signals, SDO and SDO, are both pulled HIGH.
				When SDO_EN/DIS is HIGH, the serial digital output signals, SDO and SDO, are enabled.
J6, K6	XTAL2, XTAL1		Analog Input	Input connection for 27MHz crystal.
K2	STANDBY		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				When this pin is set HIGH, the device is placed in a power-saving mode. No data processing occurs, and the digital I/Os are powered down.
				In this mode, the serial digital output signals, SDO and $\overline{\text{SDO}}$, are both pulled HIGH.
K4	RSV			This pin must be left unconnected.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1:Absolute Maximum Ratings

Parameter	Value/Units
Supply Voltage, Digital Core (CORE_VDD)	-0.3V to +1.5V
Supply Voltage, Digital I/O (IO_VDD)	-0.3V to +4.0V
Supply Voltage, Analog 1.2V (PD_VDD, VCO_VDD)	-0.3V to +1.5V
Supply Voltage, Analog 3.3V (SDI_VDD, BUFF_VDD, A_VDD)	-0.3V to +4.0V
Input Voltage Range (digital inputs)	-2.0V to +5.25V
Operating Temperature Range	-20°C to +85°C
Functional Temperature Range	-40°C to +85°C
Storage Temperature Range	-50°C to +125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	2kV

NOTES:

Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristics sections is not implied.

2.2 Recommended Operating Conditions

Table 2-2:Recommended Operating Conditions

 $T_A = -20$ °C to + 85°C, unless otherwise shown.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Supply Voltage, Digital Core	CORE_VDD	_	1.14	1.2	1.26	V	
Supply Voltage Digital I/O	IO VDD -	1.8V mode	1.71	1.8	1.89	V	_
Supply Voltage, Digital I/O	IO_VDD =	3.3V mode	3.13	3.3	3.47	V	_
Supply Voltage, PLL	PLL_VDD	_	1.14	1.2	1.26	V	_
Supply Voltage, Analog	A_VDD	_	3.13	3.3	3.47	V	1
Supply Voltage, Serial Digital Input	SDI_VDD	_	3.13	3.3	3.47	V	1
Supply Voltage, CD Buffer	BUFF_VDD	_	3.13	3.3	3.47	V	1

NOTES:

1. The 3.3V supplies must track the 3.3V supply of an external EQ and external CD.



2.3 DC Electrical Characteristics

Table 2-3:DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
+1.2V Supply Current	I _{1V2}	10/20bit HD	_	160	210	mA	_
		10/20bit SD	-	135	165	mA	_
		DVB_ASI	-	135	165	mA	-
+1.8V Supply Current	I _{1V8}	10/20bit HD	-	20	21	mA	_
		10/20bit SD	-	6	7	mA	_
		DVB_ASI	-	6	7	mA	_
+3.3V Supply Current	I _{3V3}	10/20bit HD	-	65	75	mA	_
		10/20bit SD	-	35	45	mA	_
		DVB_ASI	-	35	45	mA	_
Total Device Power	P _{1D8}	10/20bit HD	_	280	335	mW	_
$(IO_VDD = 1.8V)$		10/20bit SD	-	240	305	mW	_
		DVB_ASI	-	240	305	mW	_
		Reset	-	200	-	mW	_
		Standby	-	16	44	mW	_
Total Device Power	P _{3D3}	10/20bit HD	-	400	505	mW	_
$(IO_VDD = 3.3V)$		10/20bit SD	-	280	370	mW	_
		DVB_ASI	-	280	370	mW	_
		Reset	-	220	-	mW	_
		Standby	-	16	44	mW	-
Digital I/O							
Input Logic LOW	V _{IL}	3.3V or 1.8V operation	IO_VSS -0.3	-	0.3 x IO_VDD	V	_
Input Logic HIGH	V _{IH}	3.3V or 1.8V operation	0.7 x IO_VDD	-	IO_VDD +0.3	V	_
Output Logic LOW	V _{OL}	IOL = 5mA, 1.8V operation	_	_	0.2	V	_
Output Logic LOVV	VOL	IOL = 8mA, 3.3V operation	-	-	0.4	V	-
Output Logic LUCL	V	IOH = 5mA, 1.8V operation	1.4	-	-	V	-
Output Logic HIGH	V _{OH}	IOH = 8mA, 3.3V operation	2.4	_	-	V	-
Serial Input							
Serial Input Common Mode Voltage	-	50 Ω load	2.5	SDI_VDD -(0.75/2)	SDI_VDD -(0.55/2)	V	-



Table 2-3:DC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Serial Output							
Serial Output Common Mode Voltage	-	50Ω load	BUFF_VDD -(0.6/2)	BUFF_VDD -(0.45/2)	BUFF_VDD -(0.35/2)	V	-

NOTES:

2.4 AC Electrical Characteristics

Table 2-4:AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
Device Latency:		HD	44	-	48	PCLK	_
SMPTE mode, IOPROC_EN = 1	-	SD	46	-	53	PCLK	-
Device Latency:		HD	33	-	36	PCLK	
SMPTE mode, IOPROC_EN = 0	-	SD	32	-	35	PCLK	-
Device Latency:		HD	6	-	9	PCLK	
SMPTE bypass, IOPROC_EN = 0	-	SD	5	-	9	PCLK	_
Device Latency: DVB-ASI	-	SD	12	-	16	PCLK	-
Reset Pulse Width	t _{reset}	-	1	_	-	ms	_
Parallel Output							
Parallel Clock Frequency	f _{PCLK}	_	13.5	_	148.5	MHz	_
Parallel Clock Duty Cycle	DC _{PCLK}	-	45	_	55	%	

^{1.} The output drive strength of the digital outputs can be programmed through the host interface. Please see Table 4-16: Configuration and Status Registers, register 06Dh for details.

Table 2-4:AC Electrical Characteristics (Continued)

Parameter	Symbol	Conditi	ions	Min	Тур	Max	Units	Notes
Output Data Hold Time (1.8V)	t _{oh} HD 10-bit	DBUS	1.0	-	-	ns	1	
		6pF Cload	STAT	1.0	-	_	ns	1
	•	HD 20-bit	DBUS	1.0	=	_	ns	1
		6pF Cload	STAT	1.0	-	_	ns	1
	·	SD 10-bit	DBUS	19.4	-	-	ns	1
		6pF Cload	STAT	19.4	-	-	ns	1
	·	SD 20-bit	DBUS	38.0	-	-	ns	1
		6pF Cload	STAT	38.0	-	_	ns	1
Output Data Hold Time (3.3V)	t _{oh}	HD 10-bit	DBUS	1.0	-	_	ns	2
	6pF Cload HD 20-bit 6pF Cload SD 10-bit 6pF Cload	брг Сюад	STAT	1.0	-	_	ns	2
		DBUS	1.0	-	_	ns	2	
		орг Сюай	STAT	1.0	=	_	ns	2
			DBUS	19.4	-	_	ns	2
		брг Сюад	STAT	19.4	-	_	ns	2
	·	SD 20-bit	DBUS	38.0	-	-	ns	2
		6pF Cload	STAT	38.0	-	-	ns	2
Output Data Delay Time (1.8V)	t _{od}	HD 10-bit	DBUS	-	-	3.7	ns	3
		15pF Cload	STAT	-	-	4.4	ns	3
	·	HD 20-bit	DBUS	-	-	3.7	ns	3
		15pF Cload	STAT	_	-	4.4	ns	3
	•	SD 10-bit	DBUS	-	-	22.2	ns	3
		15pF Cload	STAT	_	-	22.2	ns	3
	•	SD 20-bit	DBUS	_	-	41.0	ns	3
	1	15pF Cload	STAT	_	_	41.0	ns	3



Table 2-4:AC Electrical Characteristics (Continued)

Parameter	Symbol	Condit	ions	Min	Тур	Max	Units	Notes
Output Data Delay Time (3.3V)	t _{od}	HD 10-bit	DBUS	-	-	3.7	ns	4
		15pF Cload	STAT	-	-	4.1	ns	4
		HD 20-bit	DBUS	-	-	3.7	ns	4
		15pF Cload	STAT	-	-	4.1	ns	4
		SD 10-bit	DBUS	-	-	22.2	ns	4
		15pF Cload	STAT	-	-	22.2	ns	4
		SD 20-bit 15pF Cload	DBUS	-	-	41.0	ns	4
		тэрг Сюай	STAT	-	-	41.0	ns	4
Output Data Rise/Fall Time (1.8V)	t _r /t _f	All modes 6pF Cload	STAT	-	-	0.4	ns	1
			DBUS	-	-	0.4	ns	1
		All modes 15pF Cload	STAT	-	-	1.5	ns	3
		13pi Cloud	DBUS	-	-	1.4	ns	3
Output Data Rise/Fall Time (3.3V)	t _r /t _f	All modes 6pF Cload	STAT	-	_	0.5	ns	2
			DBUS	-	_	0.4	ns	2
		All modes 15pF Cload	STAT	-	-	1.6	ns	4
			DBUS	-	-	1.4	ns	4
Serial Digital Input								
Serial Input Data Rate	DR _{SDI}	-		0.27	-	1.485	Gb/s	-
Serial Input Swing	ΔV_{SDI}	Differential wit	th 100Ω load	500	800	1100	mVp-p	-
Serial Input Jitter Tolerance	IJΤ	Nominal loop bandwidth	Square wave mod.	0.7	0.8	-	UI	_
Serial Digital Output								
Serial Output Data Rate	DR _{SDO}	-		0.27	_	1.485	Gb/s	_
Serial Output Swing	ΔV_{SDO}	Differential wit	th 100Ω load	350	_	600	mVp-p	_
Serial Output Rise Time 20% ~ 80%	tr _{SDO}	-		-	-	180	ps	
Serial Output Fall Time 20% ~ 80%	tf _{SDO}	-		-	-	180	ps	-
Serial Output Intrinsic Jitter	t _{OJ}	SMPTE colour b	oar HD signal	-	-	100	ps	-
		SMPTE colour b	oar SD signal	-	=	400	ps	-
Serial Output Duty Cycle Distortion	DCD _{SDD}	HD)	-	10	-	ps	-
		SD		_	20	_	ps	_
Synchronous lock time	-	-		-	_	25	μs	_



Table 2-4:AC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Asynchronous lock time	-	Manual mode, noise immunity disabled	100	-	350	μs	-
		Auto mode, noise immunity disabled	100	_	600	μs	5
		Noise immunity enabled	100	-	1200	μs	5
Lock time from power-up	_	After 20 minutes at -20°C	-	325		ms	-
GSPI							
GSPI Input Clock Frequency	f _{SCLK}		-	-	60	MHz	6
GSPI Input Clock Duty Cycle	DC _{SCLK}	-	40	50	60	%	6
GSPI Input Data Setup Time	-	-	1.5	-	-	ns	6
GSPI Input Data Hold Time	-	-	1.5	-	-	ns	6
GSPI Output Data Hold Time	_	-	1.5	-	_	ns	6
CS low before SCLK rising edge	_	50% levels	1.5	-	_	ns	6
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - write cycle	-	3.3V or 1.8V operation	37.1	-	-	ns	6
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - read cycle	-	-	148.4	-	-	ns	6
CS high after SCLK falling edge	_	-	37.1	_	-	ns	6

NOTES:

- 1. 1.89V and 0°C.
- 2. 3.47V and 0°C.
- 3. 1.71V and 85°C
- 4. 3.13V and 85°C
- 5. 720_24p format requires a longer lock time
- 6. Timing parameters defined in Section 4.18.3



3. Input/Output Circuits




Figure 3-1:Digital Input Pin with Schmitt Trigger (20BIT/10BIT, CS_TMS, SW_EN, IOPROC_EN/DIS, JTAG/HOST, RC_BYP, RESET_TRST, SCLK_TCK, SDIN_TDI, SDO_EN/DIS, STANDBY, TIM_861)




Figure 3-2:Bidirectional Digital Input/Output Pin - Configured to Output unless in Reset Mode. (DVB_ASI, SMPTE_BYPASS)




Figure 3-3:Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output unless in Reset Mode; in which case they are high-impedance. The drive strength can be set by writing to address 06Dh in the host interface register. (DOUT0, DOUT1, DOUT2, DOUT3, DOUT4, DOUT5, DOUT6, DOUT7, DOUT8, DOUT9, SDOUT_TDO, STAT0, STAT1, STAT2, STAT3, STAT4, STAT5, XTAL_OUT, DOUT10, DOUT11, DOUT12, DOUT13, DOUT14, DOUT15, DOUT16, DOUT17, DOUT18, DOUT19, PCLK)




Figure 3-4:XTAL1/XTAL2/XTAL-OUT




Figure 3-5:VBG






Figure 3-6:LB_CONT




Figure 3-7:Loop Filter




Figure 3-8:SDI/SDI and TERM




Figure 3-9:SDO/SDO



4. Detailed Description

4.1 Functional Overview

The GS1660A is a multi-rate, multi-standard receiver with integrated SMPTE video processing, compliant with SMPTE 292 and SMPTE 259M-C signals. When used in conjunction with Gennum's HD/SD-capable equalizers, a complete receive solution that supports full bandwidth 1080p video at 1.485Gb/s can be realized.

The GS1660A includes an integrated reclocker, serial data loop through output, robust serial-to-parallel conversion, integrated SMPTE video processing, and additional processing functions such as ancillary data extraction, EDH support, and DVB-ASI decoding.

The device supports four distinct modes of operation that can be set through external device pins or by programming internal registers through the host interface; SMPTE mode, Data-Through mode, DVB-ASI mode and Standby mode.

In SMPTE mode, all video processing features are enabled by default.

In DVB-ASI mode, the GS1660A carries out 8b/10b decoding and generates 10-bit parallel DVB-ASI compliant data.

In Data-Through mode, the device operates as a simple serial to parallel converter. No additional processing features are enabled.

Standby mode is the low power consumption mode of the device. In this mode, the internal reclocker unlocks, and the internal configuration registers are not accessible through the host interface.

The GS1660A includes a JTAG interface for boundary scan testing.

4.2 Serial Digital Input

The GS1660A can accept serial digital inputs compliant with SMPTE 292 and SMPTE 259M-C. The serial digital input buffer features 50Ω input termination and can be DC-coupled to Gennum's HD/SD-capable equalizers.

4.3 Serial Digital Loop-Through Output

The GS1660A contains a 100Ω differential serial output buffer which can be configured to output either a retimed or a buffered version of the serial digital input. The SDO and \overline{SDO} outputs of this buffer can interface directly to a 1.485Gb/s-capable, SMPTE compliant Gennum cable driver. See 5.1 Typical Application Circuit.

When the $\overline{RC_BYP}$ pin is set HIGH, the serial digital output is the re-timed version of the serial input.

When the $\overline{RC_BYP}$ pin is set LOW, the serial digital output is simply the buffered version of the serial input, bypassing the internal reclocker.



The output can be disabled by setting the SDO_EN/ \overline{DIS} pin LOW. The output is also disabled when the STANDBY pin is asserted HIGH. When the output is disabled, both SDO and \overline{SDO} pins are set to VDD and remain static.

The SDO output is muted when the RC_BYP pin is set HIGH and the PLL is unlocked (LOCKED pin is LOW). When muted, the output is held static at logic '0' or logic '1'.

Table 4-1:Serial Digital Output

SDO_EN/ DIS	RC_BYP	SDO/ SDO
0	Х	Disabled
1	1	Re-timed
1	0	Buffered (not re-timed)

NOTE: The serial digital output is muted when the GS1660A is unlocked.

4.4 Serial Digital Reclocker

The GS1660A includes both a PLL stage and a sampling stage.

The PLL is comprised of two distinct loops:

- A coarse frequency acquisition loop sets the centre frequency of the integrated Voltage Controlled Oscillator (VCO) using an external 27MHz reference clock
- A fine frequency and phase locked loop aligns the VCO's phase and frequency to the input serial digital stream

The frequency lock loop results in a very fast lock time.

The sampling stage re-times the serial digital input with the locked VCO clock. This generates a clean serial digital stream, which may be output on the SDO/ $\overline{\text{SDO}}$ output pins and converted to parallel data for further processing. Parallel data is not affected by $\overline{\text{RC_BYP}}$. Only the SDO is affected by this pin.

4.4.1 PLL Loop Bandwidth

The fine frequency and phase lock loop in the GS1660A reclocker is non-linear. The PLL loop bandwidth scales with the jitter amplitude of the input data stream; automatically reduces bandwidth in response to higher jitter. This allows the PLL to reject more of the jitter in the input data stream and produce a very clean reclocked output.

The loop bandwidth of the GS1660A PLL is defined with 0.2UI input jitter. The bandwidth is controlled by the LB_CONT pin. Under nominal conditions, with the LB_CONT pin floating and 0.2UI input jitter applied, the loop bandwidth is set to 1/1000 of the frequency of the input data stream. Connecting the LB_CONT pin to 3.3V reduces the bandwidth to half of the nominal setting. Connecting the LB_CONT pin to GND increases the bandwidth to double the nominal setting. Table 4-2 below summarizes this information.



Table 4-2:PLL Loop Bandwidth

Input Data Rate	LB_CONT Pin Connection	Loop Bandwidth (MHz) ¹
SD	3.3V	0.135
	Floating	0.27
	0V	0.54
HD	3.3V	0.75
	Floating	1.5
	0V	3.0

¹Measured with 0.2UI input jitter applied

4.5 External Crystal/Reference Clock

The GS1660A requires an external 27MHz reference clock for correct operation. This reference clock is generated by connecting a crystal to the XTAL1 and XTAL2 pins of the device. See Application Reference Design. Table 4-3 shows XTAL characteristics.

Alternately, a 27MHz external clock source can be connected to the XTAL1 pin of the device, as shown in Figure 4-1.

The frequency variation of the crystal including aging, supply and temperature variation should be less than +/-100ppm.

The equivalent series resistance (or motional resistance) should be a maximum of 50Ω .

The external crystal is used in the frequency acquisition process. It has no impact on the output jitter performance of the part when the part is locked to incoming data. Because of this, the only key parameter is the frequency variation of the crystal that is stated above.

