

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **GS1670A**


## **HD/SD SDI Receiver Complete with SMPTE Audio and Video Processing**

#### **Key Features**


- Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
- Supports SMPTE ST 292, SMPTE ST 259-C and DVB-ASI
- Integrated Reclocker with low phase noise, integrated VCO
- Serial digital reclocked, or non-reclocked loop-through output
- Integrated audio de-embedder for 8 channels of 48kHz audio
- Integrated audio clock generator
- Ancillary data extraction
- Parallel data bus selectable as either 20-bit or 10-bit
- Comprehensive error detection and correction features
- Output H, V, F or CEA 861 timing signals
- 1.2V digital core power supply, 1.2V and 3.3V analog power supplies, and selectable 1.8V or 3.3V I/O power supply
- GSPI host interface
- Wide temperature range of -40°C to +85°C
- Low power operation (typically 300mW)
- Small 11mm x 11mm 100-ball BGA package
- Pb-free and RoHS compliant

### **Applications**


Application: 1080p30 or 720p60 Monitor




#### Application: Multi-format Downconverter




#### Application: Multi-input Video Monitoring System



#### Application: Multi-format Audio De-embedder Module



Application: Multi-format Digital VTR/Video Server



#### **Description**

The GS1670A is a multi-rate SDI Receiver which includes complete SMPTE processing, as per SMPTE ST 292 and SMPTE ST 259-C. The SMPTE processing features can be bypassed to support signals with other coding schemes.

The device features an Integrated Reclocker with an internal VCO and a wide Input Jitter Tolerance (IJT) of 0.7UI.

A serial digital loop-through output is provided, which can be configured to output either reclocked or non-reclocked serial digital data. The serial digital output can be connected to an external cable driver.

The device operates in one of four basic modes: SMPTE mode, DVB-ASI mode, Data-Through mode or Standby mode.

In SMPTE mode, the GS1670A performs SMPTE de-scrambling and NRZI to NRZ decoding and word alignment. Line-based CRC errors, line number errors, TRS errors and ancillary data check sum errors can all be detected. The GS1670A also provides ancillary data extraction. The entire ancillary data packet is extracted, and written to host-accessible registers. Other processing functions include H:V:F timing extraction, Luma and Chroma ancillary data indication, video standard detection, and SMPTE ST 352 packet detection and decoding. All of the processing features are optional, and may be enabled or disabled via the Host Interface.

In DVB-ASI mode, 8b/10b decoding is applied to the received data stream.


In Data-Through mode all forms of SMPTE and DVB-ASI processing are disabled, and the device can be used as a simple serial to parallel converter.

The device can also operate in a lower power Standby mode. In this mode, no signal processing is carried out and the parallel output is held static.

Parallel data outputs are provided in 20-bit or 10-bit multiplexed format for HD and SD video rates. The associated Parallel Clock input signal operates at 148.5 or 148.5/1.001MHz (HD 10-bit multiplexed modes), 74.25 or 74.25/1.001MHz (for HD 20-bit mode), 27MHz (for SD 10-bit mode) and 13.5MHz (for SD 20-bit mode).

Up to eight channels, in two groups, of serial digital audio may be extracted from the video data stream, in accordance with SMPTE ST 272 and SMPTE ST 299. The output signal formats supported by the device include AES/EBU and three other industry standard serial digital formats. 16, 20 and 24-bit audio formats are supported at 48kHz synchronous for SD modes and 48kHz synchronous or asynchronous in HD mode. Additional audio processing features include group selection, channel swapping, ECC error detection and correction (HD mode only), and audio channel status extraction. Audio clock and control signals provided by the device include Word Clock (fs), Serial Clock (64fs), and Audio Master Clock at user-selectable rates of 128fs, 256fs or 512fs.

### **Functional Block Diagram**



**GS1670A Functional Block Diagram** 

## **Contents**

| 1. I | Pin Out  | 8  |
|------|--|----|
|      | 1.1 Pin Assignment                             | 8  |
|      | 1.2 Pin Descriptions                           | 8  |
| 2. I | Electrical Characteristics                     | 16 |
|      | 2.1 Absolute Maximum Ratings                   | 16 |
|      | 2.2 Recommended Operating Conditions           | 16 |
|      | 2.3 DC Electrical Characteristics              | 17 |
|      | 2.4 AC Electrical Characteristics              | 18 |
| 3. I | nput/Output Circuits                           | 22 |
| 4. I | Detailed Description                           | 25 |
|      | 4.1 Functional Overview                        | 25 |
|      | 4.2 Serial Digital Input                       | 25 |
|      | 4.3 Serial Digital Loop-Through Output         | 25 |
|      | 4.4 Serial Digital Reclocker                   | 26 |
|      | 4.4.1 PLL Loop Bandwidth                       | 26 |
|      | 4.5 External Crystal/Reference Clock           | 27 |
|      | 4.6 Lock Detect                                | 29 |
|      | 4.6.1 Asynchronous Lock                        | 29 |
|      | 4.6.2 Signal Interruption                      | 30 |
|      | 4.7 SMPTE Functionality                        | 30 |
|      | 4.7.1 Descrambling and Word Alignment          | 30 |
|      | 4.8 Parallel Data Outputs                      | 30 |
|      | 4.8.1 Parallel Data Bus Buffers                | 30 |
|      | 4.8.2 Parallel Output in SMPTE Mode            | 33 |
|      | 4.8.3 Parallel Output in DVB-ASI Mode          | 33 |
|      | 4.8.4 Parallel Output in Data-Through Mode     | 34 |
|      | 4.8.5 Parallel Output Clock (PCLK)             | 34 |
|      | 4.9 Timing Signal Generator                    | 35 |
|      | 4.9.1 Manual Switch Line Lock Handling         | 35 |
|      | 4.9.2 Automatic Switch Line Lock Handling      | 36 |
|      | 4.10 Programmable Multi-function Outputs       | 39 |
|      | 4.11 H:V:F Timing Signal Generation            | 39 |
|      | 4.11.1 CEA 861 Timing Generation               | 41 |
|      | 4.12 Automatic Video Standards Detection       | 48 |
|      | 4.12.1 2K Support                              | 50 |
|      | 4.13 Data Format Detection & Indication        | 51 |
|      | 4.14 EDH Detection                             | 52 |
|      | 4.14.1 EDH Packet Detection                    | 52 |
|      | 4.14.2 EDH Flag Detection                      | 52 |
|      | 4.15 Video Signal Error Detection & Indication | 53 |
|      | 4.15.1 TRS Error Detection                     | 54 |
|      | 4.15.2 Line Based CRC Error Detection          | 55 |
|      | 4.15.3 EDH CRC Error Detection                 | 55 |

4 of 129

| 4.15.4 HD Line Number Error Detection                 | 55  |
|---|-----|
| 4.16 Ancillary Data Detection & Indication            | 55  |
| 4.16.1 Programmable Ancillary Data Detection          | 57  |
| 4.16.2 SMPTE ST 352 Payload Identifier                | 57  |
| 4.16.3 Ancillary Data Checksum Error                  | 58  |
| 4.16.4 Video Standard Error                           | 58  |
| 4.17 Signal Processing                                | 59  |
| 4.17.1 TRS Correction & Insertion                     | 60  |
| 4.17.2 Line Based CRC Correction & Insertion          | 60  |
| 4.17.3 Line Number Error Correction & Insertion       | 60  |
| 4.17.4 ANC Data Checksum Error Correction & Insertion | 60  |
| 4.17.5 EDH CRC Correction & Insertion                 | 61  |
| 4.17.6 Illegal Word Re-mapping                        | 61  |
| 4.17.7 TRS and Ancillary Data Preamble Remapping      | 61  |
| 4.17.8 Ancillary Data Extraction                      | 61  |
| 4.18 Audio De-embedder                                | 65  |
| 4.18.1 Serial Audio Data I/O Signals                  | 66  |
| 4.18.2 Serial Audio Data Format Support               | 67  |
| 4.18.3 Audio Processing                               | 71  |
| 4.18.4 Error Reporting                                | 78  |
| 4.19 GSPI - HOST Interface                            | 78  |
| 4.19.1 Command Word Description                       | 79  |
| 4.19.2 Data Read or Write Access                      | 80  |
| 4.19.3 GSPI Timing                                    | 81  |
| 4.20 Host Interface Register Maps                     | 83  |
| 4.20.1 Video Core Registers                           | 83  |
| 4.20.2 SD Audio Core Registers                        | 92  |
| 4.20.3 HD Audio Core Registers                        | 106 |
| 4.21 JTAG Test Operation                              | 121 |
| 4.22 Device Power-up                                  | 123 |
| 4.23 Device Reset                                     | 123 |
| 4.24 Standby Mode                                     | 123 |
| 5. Application Reference Design                       | 124 |
| 5.1 Typical Application Circuit                       | 124 |
| 6. References & Relevant Standards                    | 125 |
| 7. Package & Ordering Information                     |     |
| 7.1 Package Dimensions                                | 126 |
| 7.2 Packaging Data                                    | 127 |
| 7.3 Marking Diagram                                   | 127 |
| 7.4 Solder Reflow Profiles                            | 128 |
| 7.5 Ordering Information                              | 128 |

# **List of Figures**

| Figure 3-1: Digital Input Pin with Schmitt Trigger                                  | 22  |
|---|-----|
| Figure 3-2: Bidirectional Digital Input/Output Pin                                  | 22  |
| Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength | 23  |
| Figure 3-4: XTAL1/XTAL2/XTAL-OUT  | 23  |
| Figure 3-5: VBG   | 23  |
| Figure 3-6: LB_CONT   | 24  |
| Figure 3-7: Loop Filter   | 24  |
| Figure 3-8: SDI/SDI and TERM  |     |
| Figure 3-9: SDO/ <del>SDO</del>   | 24  |
| Figure 4-1: 27MHz Clock Sources   |     |
| Figure 4-2: PCLK to Data and Control Signal Output Timing - SDR Mode 1              |     |
| Figure 4-3: PCLK to Data and Control Signal Output Timing - SDR Mode 2              | 32  |
| Figure 4-4: Switch Line Locking on a Non-Standard Switch Line                       |     |
| Figure 4-5: H:V:F Output Timing - HDTV 20-bit Mode                                  |     |
| Figure 4-6: H:V:F Output Timing - HDTV 10-bit Mode                                  |     |
| Figure 4-7: H:V:F Output Timing - HD 20-bit Output Mode                             |     |
| Figure 4-8: H:V:F Output Timing - HD 10-bit Output Mode                             |     |
| Figure 4-9: H:V:F Output Timing - SD 20-bit Output Mode                             |     |
| Figure 4-10: H:V:F Output Timing - SD 10-bit Output Mode                            |     |
| Figure 4-11: H:V:DE Output Timing 1280 x 720p @ 59.94/60 (Format 4)                 |     |
| Figure 4-12: H:V:DE Output Timing 1920 x 1080i @ 59.94/60 (Format 5)                |     |
| Figure 4-13: H:V:DE Output Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)         |     |
| Figure 4-14: H:V:DE Output Timing 1280 x 720p @ 50 (Format 19)                      |     |
| Figure 4-15: H:V:DE Output Timing 1920 x 720p @ 50 (Format 20)                      |     |
| Figure 4-16: H:V:DE Output Timing 720 (1440) x 576 @ 50 (Format 21 & 22)            |     |
| Figure 4-17: H:V:DE Output Timing 1920 x 1080p @ 23.94/24 (Format 32)               |     |
| Figure 4-18: H:V:DE Output Timing 1920 x 1080p @ 25:57/21 (Format 33)               |     |
| Figure 4-19: H:V:DE Output Timing 1920 x 1080p @ 29.97/30 (Format 34)               |     |
| Figure 4-20: 2K Feature Enhancement   |     |
| Figure 4-21: Y/1ANC and C/2ANC Signal Timing  |     |
| Figure 4-22: Ancillary Data Extraction - Step A                                     |     |
| Figure 4-23: Ancillary Data Extraction - Step B                                     |     |
| Figure 4-24: Ancillary Data Extraction - Step C                                     |     |
| Figure 4-25: Ancillary Data Extraction - Step D                                     |     |
| Figure 4-26: ACLK to Data Signal Output Timing                                      |     |
| Figure 4-27: I <sup>2</sup> S Audio Output Format                                   |     |
| Figure 4-28: AES/EBU Audio Output Format  |     |
| Figure 4-29: Serial Audio, Left Justified, MSB First                                |     |
| Figure 4-30: Serial Audio, Left Justified, LSB First                                |     |
| Figure 4-31: Serial Audio, Right Justified, MSB First                               |     |
| Figure 4-32: Serial Audio, Right Justified, LSB First                               |     |
| Figure 4-33: AES/EBU Audio Output to Bit Clock Timing                               |     |
| Figure 4-34: ECC 24-bit Array and Examples  |     |
| Figure 4-35: Sample Distribution Over Five Video Frames (525-line Systems)          |     |
| Figure 4-36: Audio Buffer After Initial 26 Sample Write                             |     |
|   |     |
| Figure 4-37: Audio Buffer Pointer Boundary Checking                                 |     |
| Figure 4-38: GSPI Application Interface Connection                                  |     |
| Figure 4-40: Data Word Format   |     |
| Figure 4-40: Data Word Format   |     |
| Figure 4-41: Write Mode   |     |
| Figure 4-42: Read Mode  | ŏ I |

| Figure 4-43: GSPI Time Delay              | 81  |
|---|-----|
| Figure 4-44: In-Circuit JTAG              | 122 |
| Figure 4-45: System JTAG                  | 122 |
| Figure 4-46: Reset Pulse                  | 123 |
| Figure 5-1: Typical Application Circuit   | 124 |
| Figure 7-1: GS1670A Packaging Dimensions  | 126 |
| Figure 7-2: GS1670A Marking Diagram       | 127 |
| Figure 7-3: Pb-Free Solder Reflow Profile | 128 |
|   |     |

### **List of Tables**

| Table 1-1: Pin Descriptions   | 8   |
|---|-----|
| Table 2-1: Absolute Maximum Ratings   | 16  |
| Table 2-2: Recommended Operating Conditions                                 | 16  |
| Table 2-3: DC Electrical Characteristics                                    | 17  |
| Table 2-4: AC Electrical Characteristics                                    | 18  |
| Table 4-1: Serial Digital Output  | 26  |
| Table 4-2: PLL Loop Bandwidth   | 27  |
| Table 4-3: Input Clock Requirements   | 28  |
| Table 4-4: Lock Detect Conditions   | 29  |
| Table 4-5: GS1670A Output Video Data Format Selections                      | 32  |
| Table 4-6: GS1670A PCLK Output Rates  | 34  |
| Table 4-7: Switch Line Position for Digital Systems                         | 37  |
| Table 4-8: Output Signals Available on Programmable Multi-Function Pins     | 39  |
| Table 4-9: Supported CEA-861 Formats  | 41  |
| Table 4-10: CEA 861 Timing Formats  | 42  |
| Table 4-11: Supported Video Standard Codes                                  |     |
| Table 4-12: Data Format Register Codes                                      | 51  |
| Table 4-13: Error Status Register and Error Mask Register                   | 54  |
| Table 4-14: IOPROC_1 and IOPROC_2 Register Bits                             | 59  |
| Table 4-15: Serial Audio Pin Descriptions                                   | 66  |
| Table 4-16: Audio Output Formats  | 67  |
| Table 4-17: Audio Data Packet Detect Register                               | 69  |
| Table 4-18: Audio Group DID Host Interface Settings                         | 70  |
| Table 4-19: Audio Data and Control Packet DID Setting Register              | 70  |
| Table 4-20: Audio Buffer Pointer Offset Settings                            | 74  |
| Table 4-21: Audio Channel Mapping Codes                                     | 75  |
| Table 4-22: Audio Sample Word Lengths                                       | 75  |
| Table 4-23: Audio Channel Status Information Registers                      | 76  |
| Table 4-24: Audio Channel Status Block for Regenerate Mode Default Settings | 77  |
| Table 4-25: Audio Mute Control Bits   | 77  |
| Table 4-26: GSPI Time Delay   | 81  |
| Table 4-27: GSPI Timing Parameters (50% levels; 3.3V or 1.8V operation)     | 82  |
| Table 4-28: Video Core Configuration and Status Registers                   | 83  |
| Table 4-29: SD Audio Core Configuration and Status Registers                | 92  |
| Table 4-30: HD Audio Core Configuration and Status Registers                | 106 |
| Table 4-31: ANC Extraction FIFO Access Registers                            | 121 |
| Table 6-1: SMPTE Standards Reference  | 125 |
| Table 7-1: Packaging Data   | 127 |
| Table 7-2: Ordering Information   | 128 |

# 1. Pin Out

## 1.1 Pin Assignment

|   | 1            | 2              | 3                | 4           | 5            | 6            | 7                      | 8                 | 9      | 10     |
|---|--------------|----------------|------------------|-------------|--------------|--------------|------------------------|-------------------|--------|--------|
| Α | VBG          | LF             | LB_CONT          | VCO_<br>VDD | STAT0        | STAT1        | IO_VDD                 | PCLK              | DOUT18 | DOUT17 |
| В | A_VDD        | PLL_<br>VDD    | RSV              | VCO_<br>GND | STAT2        | STAT3        | IO_GND                 | DOUT19            | DOUT16 | DOUT15 |
| С | SDI          | A_GND          | PLL_<br>VDD      | PLL_<br>VDD | STAT4        | STAT5        | RESET<br>_TRST         | DOUT12            | DOUT14 | DOUT13 |
| D | SDI          | A_GND          | A_GND            | PLL_<br>GND | CORE<br>_GND | CORE<br>_VDD | SW_EN                  | JTAG/<br>HOST     | IO_GND | IO_VDD |
| Е | SDI_VDD      | SDI_GND        | A_GND            | PLL_<br>GND | CORE<br>_GND | CORE<br>_VDD | SDOUT_<br>TDO          | SDIN_<br>TDI      | DOUT10 | DOUT11 |
| F | TERM         | RSV            | A_GND            | PLL_<br>GND | CORE<br>_GND | CORE<br>_VDD | CS_<br>TMS             | SCLK_<br>TCK      | DOUT8  | DOUT9  |
| G | RSV          | RSV            | RC_BYP           | RSV         | CORE<br>_GND | CORE<br>_VDD | SMPTE_<br>BYPASS       | DVB_ASI           | IO_GND | IO_VDD |
| Н | BUFF_<br>VDD | BUFF_<br>GND   | AUDIO_<br>EN/DIS | WCLK        | TIM_861      | XTAL_<br>OUT | <u>20bit/</u><br>10bit | IOPROC_<br>EN/DIS | DOUT6  | DOUT7  |
| J | SDO          | SDO_<br>EN/DIS | AOUT_1/2         | ACLK        | AOUT_5/6     | XTAL2        | IO_GND                 | DOUT1             | DOUT4  | DOUT5  |
| K | SDO          | STANDBY        | AOUT_3/4         | AMCLK       | AOUT_7/8     | XTAL1        | IO_VDD                 | DOUT0             | DOUT2  | DOUT3  |

## **1.2 Pin Descriptions**

**Table 1-1: Pin Descriptions** 

| Pin<br>Number | Name    | Туре         | Description   |
|---------------|---------|--------------|---|
| A1            | VBG     | Analog Input | Band Gap voltage filter connection.   |
| A2            | LF      | Analog Input | Loop Filter component connection.   |
| A3            | LB_CONT | Analog Input | Connection for loop bandwidth control resistor.   |
| A4            | VCO_VDD | Input Power  | POWER pin for the VCO. Connect to a 1.2V $\pm$ 5% analog supply followed by a RC filter (see 5.1 Typical Application Circuit). A 105 $\Omega$ 1% resistor must be used in the RC filter circuit. VCO_VDD is nominally 0.7V. |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number             | Name      | Туре        | Description  |  |
|---------------------------|-----------|-------------|--|--|
|                           | STAT[0:5] |             | Characteristics table for I  | ut Logic parameters in the DC Electrical logic level threshold and compatibility.  as can be configured individually to output   |
| A5, A6, B5,<br>B6, C5, C6 |           | Output      | Signal H/HSYNC V/VSYNC F/DE LOCKED Y/1ANC C/2ANC DATA ERROR VIDEO ERROR AUDIO ERROR EDH DETECTED CARRIER DETECT RATE_DET | Default  STAT0  STAT1  STAT2  STAT3  STAT4  -  STAT5   |
| A7, D10,<br>G10, K7       | IO_VDD    | Input Power | POWER connection for d   | ligital I/O. Connect to 3.3V or 1.8V DC  |
| A8                        | PCLK      | Output      |  | DCK  ut Logic parameters in the DC Electrical logic level threshold and compatibility.  PCLK @ 148.5 or 148.5/1.001MHz  PCLK @ 74.25 or 74.25/1.001MHz  PCLK @ 27MHz  PCLK @ 13.5MHz |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number                      | Name   | Туре         | Description                                     |  |  |
|------------------------------------|--|--------------|---|--|--|
|                                    |  |              | PARALLEL DATA BUS                               |  |  |
|                                    |  |              |   | out Logic parameters in the DC Electrical logic level threshold and compatibility.   |  |
|                                    |  |              |   | SMPTE mode (SMPTE_BYPASS = HIGH<br>and DVB_ASI = LOW):<br>Luma data output for SD and HD data<br>rates.                    |  |
| A9, A10, B8,                       |  |              | 20-bit mode<br>20bit/10bit = HIGH               | DVB-ASI mode ( <u>SMPTE_BYPASS</u> = LOW<br>and DVB_ASI = HIGH):<br>Not defined  |  |
| B9, B10,C8,<br>C9, C10, E9,<br>E10 | DOUT18, 17, 19,<br>16, 15, 12, 14, 13,<br>10, 11 | Output       |   | Data-Through mode (SMPTE_BYPASS =<br>LOW and DVB_ASI = LOW):<br>Data output  |  |
|                                    |  |              |   | SMPTE mode (SMPTE_BYPASS = HIGH<br>and DVB_ASI = LOW):<br>Multiplexed Luma/Chroma data output<br>for SD and HD data rates. |  |
|                                    |  |              | 10-bit mode<br>20bit/10bit = LOW                | DVB-ASI mode ( <u>SMPTE_BYPASS</u> = LOW<br>and DVB_ASI = HIGH):<br>8b/10b decoded DVB-ASI data                            |  |
|                                    |  |              |   | Data-Through mode (SMPTE_BYPASS =<br>LOW and DVB_ASI = LOW):<br>Data output  |  |
| B1                                 | A_VDD  | Input Power  | POWER pin for analog                            | ircuitry. Connect to 3.3V DC analog.   |  |
| B2, C3, C4                         | PLL_VDD  | Input Power  | POWER pins for the Rec                          | locker PLL. Connect to 1.2V DC analog.   |  |
| B3, F2, G1,<br>G2, G4              | RSV  |              | These pins must be left unconnected.            |  |  |
| B4                                 | VCO_GND  | Input Power  | GND pin for the VCO. C                          | onnect to analog GND.  |  |
| B7, D9, G9,<br>J7                  | IO_GND   | Input Power  | GND connection for dig                          | ital I/O. Connect to digital GND.  |  |
| C1, D1                             | SDI, <del>SDI</del>                              | Analog Input | Serial Digital Differentia                      | al Input.  |  |
| C2, D2, D3,<br>E3, F3              | A_GND  | Input Power  | GND pins for sensitive a                        | nalog circuitry. Connect to analog GND.  |  |
|                                    |  |              | CONTROL SIGNAL INPU                             | Г  |  |
|                                    |  |              |   | t Logic parameters in the DC Electrical<br>logic level threshold and compatibility.  |  |
|                                    |  |              | and to reset the JTAG se                        | •  |  |
|                                    |  |              | Normal mode (JTAG/HO                            | ST = LOW): nal blocks are set to default conditions and  |  |
| C7                                 | RESET_TRST                                       | Input        | all digital output signal                       | s become high impedance.   |  |
|                                    |  |              | When HIGH, normal op-<br>JTAG test mode (JTAG/F | eration of the device resumes.   |  |
|                                    |  |              | •   | al blocks are set to default and the JTAG tes  |  |
|                                    |  |              | •   | eration of the JTAG test sequence resumes asserted.  |  |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number     | Name                  | Туре         | Description   |
|-------------------|-----------------------|--------------|---|
| D4, E4, F4        | PLL_GND               | Input Power  | GND pins for the Reclocker PLL. Connect to analog GND.  |
| D5, E5, F5,<br>G5 | CORE_GND              | Input Power  | GND connection for device core. Connect to digital GND.   |
| D6, E6, F6,<br>G6 | CORE_VDD              | Input Power  | POWER connection for device core. Connect to 1.2V DC digital.   |
|                   |                       |              | CONTROL SIGNAL INPUT  |
| D7                | SW_EN                 | Input        | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  |
|                   |                       |              | Used to enable switch-line locking, as described in Section 4.9.1.  |
|                   |                       |              | CONTROL SIGNAL INPUT  |
|                   |                       |              | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  |
| D8                | JTAG/ <del>HOST</del> | Input        | Used to select JTAG test mode or host interface mode.   |
| 50                | o JIAG/NOSI           |              | When JTAG/HOST is HIGH, the host interface port is configured for JTAG test.  |
|                   |                       |              | When JTAG/HOST is LOW, normal operation of the host interface port resumes.   |
| E1                | SDI_VDD               | Input Power  | POWER pin for SDI buffer. Connect to 3.3V DC analog.  |
| E2                | SDI_GND               | Input Power  | GND pin for SDI buffer. Connect to analog GND.  |
|                   |                       |              | COMMUNICATION SIGNAL OUTPUT   |
|                   |                       |              | Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. |
|                   |                       |              | GSPI serial data output/test data out.  |
| E7                | SDOUT_TDO             | Output       | In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test results from the device.                       |
|                   |                       |              | In host interface mode, this pin is used to read status and configuration data from the device.                                     |
|                   |                       |              | <b>Note:</b> GSPI is slightly different than the SPI. For more details on GSPI, please refer to 4.19 GSPI - HOST Interface.         |
|                   |                       |              | COMMUNICATION SIGNAL INPUT  |
|                   |                       |              | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  |
| E8                | SDIN TDI              | Input        | GSPI serial data in/test data in.   |
| -                 |                       | input        | In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test data into the device.                          |
|                   |                       |              | In host interface mode, this pin is used to write address and configuration data words into the device.                             |
| F1                | TERM                  | Analog Input | Decoupling for internal SDI termination resistors.  |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number                                | Name                                | Туре   | Description  |   |  |
|--|-------------------------------------|--------|--|---|--|
|  |                                     |        | COMMUNICATION SIGNAL INPUT   |   |  |
|  |                                     |        |  | t Logic parameters in the DC Electrical logic level threshold and compatibility.  |  |
| F7   | CS_TMS                              | Input  | Chip select / test mode s  | start.  |  |
|  | 55_15                               |        | In JTAG mode (JTAG/ <del>HO</del><br>to control the operatior  | ST = HIGH), this pin is Test Mode Start, used n of the JTAG test.   |  |
|  |                                     |        | In host interface mode (<br>host interface chip selec  | JTAG/HOST = LOW), this pin operates as the it and is active LOW.  |  |
|  |                                     |        | COMMUNICATION SIGN   | AL INPUT  |  |
|  |                                     |        |  | t Logic parameters in the DC Electrical logic level threshold and compatibility.  |  |
|  | SCLK_TCK                            |        | Serial data clock signal.  |   |  |
| F8   |                                     | Input  |  | $\overline{ST}$ = HIGH), this pin is the JTAG clock.  |  |
|  |                                     |        | In host interface mode (JTAG/ $\overline{HOST}$ = LOW), this pin is the host interface serial bit clock. |   |  |
|  |                                     |        | All JTAG/host interface a<br>the device synchronousl   | addresses and data are shifted into/out of y with this clock.   |  |
|  | DOUT8, 9, 6, 7, 1,<br>4, 5, 0, 2, 3 | Output | PARALLEL DATA BUS  |   |  |
|  |                                     |        | •  | out Logic parameters in the DC Electrical logic level threshold and compatibility.  |  |
| F9, F10, H9,<br>H10, J8, J9,<br>J10, K8, K9, |                                     |        | 20-bit mode<br>20bit/10bit = HIGH  | SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Chroma data output for SD and HD data rates.  DVB-ASI mode (SMPTE_BYPASS = LOW and DVB_ASI = HIGH): |  |
| K10  |                                     |        | 20010 1001t = HIGH   | Not defined   |  |
|  |                                     |        |  | Data-Through mode (SMPTE_BYPASS =<br>LOW and DVB_ASI = LOW):<br>Data output   |  |
|  |                                     |        | 10-bit mode<br>20bit/10bit = LOW   | Forced LOW  |  |
|  |                                     |        | CONTROL SIGNAL INPUT   | Γ   |  |
| 63   | DC DVD                              | la col | •  | t Logic parameters in the DC Electrical logic level threshold and compatibility.  |  |
| G3   | RC_BYP                              | Input  | When this pin is LOW, the version of the input seri  | he serial digital output is the buffered<br>al data. When this pin is HIGH, the serial<br>locked version of the input serial data.                      |  |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number | Name          | Туре              | Description   |
|---------------|---------------|-------------------|---|
|               |               |                   | CONTROL SIGNAL INPUT/OUTPUT   |
|               |               |                   | Please refer to the Input/Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |
|               |               |                   | Indicates the presence of valid SMPTE data.   |
| <b>G</b> 7    | SMPTE_BYPASS  | Input/Output      | When the AUTO/MAN bit in the host interface register is HIGH (Default), this pin is an OUTPUT. SMPTE_BYPASS is HIGH when the device locks to a SMPTE compliant input. SMPTE_BYPASS is LOW under all other conditions.   |
| G/            | SIMPTE_BTPASS | Input/Output      | When the AUTO/MAN bit in the host interface register is LOW, the pin is an INPUT:   |
|               |               |                   | No SMPTE scrambling takes place, and none of the I/O processing features of the device are available when SMPTE_BYPASS is set LOW.  |
|               |               |                   | When SMPTE_BYPASS is set HIGH, the device carries out SMPTE scrambling and I/O processing.  |
|               |               |                   | When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in Data-Through mode.   |
|               |               |                   | CONTROL SIGNAL INPUT  |
|               | DVB_ASI       | Input/Output      | Please refer to the Input/Output Logic parameters in the DC<br>Electrical Characteristics table for logic level threshold and<br>compatibility.   |
|               |               |                   | Used to enable/disable DVB-ASI data extraction in manual mode.  |
| G8            |               |                   | When the AUTO/MAN bit in the host interface is LOW, this pin is input and when the DVB_ASI pin is set HIGH the device will carry on DVB_ASI data extraction and processing. The SMPTE_BYPASS pin must be set LOW. When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in Data-Through mode. |
|               |               |                   | When the AUTO/MAN bit in the host interface is HIGH (default), DVB-ASI is configured as a status output (set LOW), and DVB-ASI input streams are not supported or recognized.   |
| H1            | BUFF_VDD      | Input Power       | POWER pin for the serial digital output $50\Omega$ buffer. Connect to 3.0 DC analog.  |
| H2            | BUFF_GND      | Input Power       | GND pin for the cable driver buffer. Connect to analog GND.   |
|               |               |                   | CONTROL SIGNAL INPUT  |
| Н3            | AUDIO_EN/DIS  | Input             | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  |
|               |               |                   | Enables or disables audio extraction.   |
|               |               | _                 | 48kHz word clock for Audio.   |
| H4            | WCLK          | Output            | Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |
|               |               |                   | CONTROL SIGNAL INPUT  |
| H5            | TIM_861       | Input             | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  |
| .15           | 551           | mpat              | Used to select CEA-861 timing mode.   |
|               |               |                   | When TIM_861 is HIGH, the device outputs CEA 861 timing signal (HSYNC/VSYNC/DE) instead of H:V:F digital timing signals.  |
| Н6            | XTAL_OUT      | Digital<br>Output | Buffered 27MHz crystal output. Can be used to cascade the crystal signal.   |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number | Name                      | Туре         | Description   |
|---------------|---------------------------|--------------|---|
| Н7            | 20bit/ <del>10bit</del>   | Input        | CONTROL SIGNAL INPUT  Please refer to the Input Logic parameters in the DC Electrical  Characteristics table for logic level threshold and compatibility.  Used to select the output bus width.  HIGH = 20-bit, LOW = 10-bit.   |
| Н8            | IOPROC_EN/ <del>DIS</del> | Input        | CONTROL SIGNAL INPUT  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable or disable audio and video processing features. When IOPROC_EN is HIGH, the audio and video processing features of the device are enabled. When IOPROC_EN is LOW, the processing features of the device are disabled, and the device is in a low-latency operating mode. |
| J1, K1        | SDO, <del>SDO</del>       | Output       | Serial Data Output Signal. $50\Omega$ CML buffer for interfacing to an external cable driver. Serial digital output signal operating at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s.   |
| J2            | SDO_EN/ <del>DIS</del>    | Input        | Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable/disable the serial digital output stage.  When SDO_EN/DIS is LOW, the serial digital output signals, SDO and SDO, are both pulled HIGH.  When SDO_EN/DIS is HIGH, the serial digital output signals, SDO and SDO, are enabled.   |
| 13            | AOUT_1/2                  | Output       | Serial Audio Output; Channels 1 and 2.  Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |
| J4            | ACLK                      | Output       | 64fs sample clock for audio.  Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |
| J5            | AOUT_5/6                  | Output       | Serial Audio Output; Channels 5 and 6.  Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |
| J6, K6        | XTAL2, XTAL1              | Analog Input | Input connection for 27MHz crystal.   |
| K2            | STANDBY                   | Input        | CONTROL SIGNAL INPUT  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  When this pin is set HIGH, the device is placed in a power-saving mode. No data processing occurs, and the digital I/Os are powered down.  In this mode, the serial digital output signals, SDO and SDO, are both pulled HIGH.  |
| К3            | AOUT_3/4                  | Output       | Serial Audio Output; Channels 3 and 4.  Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.   |

Table 1-1: Pin Descriptions (Continued)

| Pin<br>Number | Name     | Туре   | Description  |
|---------------|----------|--------|--|
| K4            | AMCLK    | Output | Oversampled master clock for audio (128fs, 256fs, 512fs selectable).  Please refer to the Output Logic parameters in the DC Electrical  Characteristics table for logic level threshold and compatibility. |
| K5            | AOUT_7/8 | Output | Serial Audio Output; Channels 7 and 8.  Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.                                |

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings** 

| Parameter  | Value/Units     |
|--|-----------------|
| Supply Voltage, Digital Core (CORE_VDD)                | -0.3V to +1.5V  |
| Supply Voltage, Digital I/O (IO_VDD)                   | -0.3V to +4.0V  |
| Supply Voltage, Analog 1.2V (PD_VDD, VCO_VDD)          | -0.3V to +1.5V  |
| Supply Voltage, Analog 3.3V (SDI_VDD, BUFF_VDD, A_VDD) | -0.3V to +4.0V  |
| Input Voltage Range (digital inputs)                   | -2.0V to +5.25V |
| Operating Temperature Range                            | -20°C to +85°C  |
| Functional Temperature Range                           | -40°C to +85°C  |
| Storage Temperature Range                              | -50°C to +125°C |
| Peak Reflow Temperature (JEDEC J-STD-020C)             | 260°C           |
| ESD Sensitivity, HBM (JESD22-A114)                     | 2kV             |

#### Note:

Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristics sections is not implied.

## **2.2 Recommended Operating Conditions**

**Table 2-2: Recommended Operating Conditions** 

 $T_A = -20$ °C to + 85°C, unless otherwise shown.

| Parameter                            | Symbol   | Conditions | Min  | Тур | Max  | Units | Notes |
|--------------------------------------|----------|------------|------|-----|------|-------|-------|
| Supply Voltage, Digital Core         | CORE_VDD | _          | 1.14 | 1.2 | 1.26 | V     | =     |
| Supply Voltage, Digital I/O          | IO_VDD   | 1.8V mode  | 1.71 | 1.8 | 1.89 | V     | =     |
|                                      |          | 3.3V mode  | 3.13 | 3.3 | 3.47 | V     | -     |
| Supply Voltage, PLL                  | PLL_VDD  | _          | 1.14 | 1.2 | 1.26 | V     | -     |
| Supply Voltage, Analog               | A_VDD    | _          | 3.13 | 3.3 | 3.47 | V     | 1     |
| Supply Voltage, Serial Digital Input | SDI_VDD  | _          | 3.13 | 3.3 | 3.47 | V     | 1     |
| Supply Voltage, CD Buffer            | BUFF_VDD | _          | 3.13 | 3.3 | 3.47 | V     | 1     |

#### Note:

<sup>1.</sup> The 3.3V supplies must track the 3.3V supply of an external EQ and external CD.

## 2.3 DC Electrical Characteristics

**Table 2-3: DC Electrical Characteristics** 

Guaranteed over recommended operating conditions unless otherwise noted.

| Parameter                               | Symbol                | Conditions                | Min | Тур | Max  | Units |
|---|-----------------------|---------------------------|-----|-----|--|-------|
| System                                  |                       |                           |     |     |  |       |
|   |                       | 10/20bit HD               | _   | 175 | 215  | mA    |
| +1.2V Supply Current                    | I <sub>1V2</sub>      | 10/20bit SD               | _   | 145 | 180  | mA    |
|   |                       | DVB_ASI                   | _   | 135 | 165  | mA    |
|   |                       | 10/20bit HD               | _   | 20  | 21   | mA    |
| +1.8V Supply Current                    | I <sub>1V8</sub>      | 10/20bit SD               | _   | 6   | 7  | mA    |
|   |                       | DVB_ASI                   | _   | 6   | 7  | mA    |
|   |                       | 10/20bit HD               | _   | 65  | 75   | mA    |
| +3.3V Supply Current                    | I <sub>3V3</sub>      | 10/20bit SD               | _   | 35  | 45   | mA    |
|   |                       | DVB_ASI                   | _   | 35  | 45   | mA    |
|   |                       | 10/20bit HD               | _   | 300 | 360  | mW    |
|   |                       | 10/20bit SD               | _   | 235 | 305  | mW    |
| Total Device Power                      | $P_{1D8}$             | DVB_ASI                   | _   | 235 | 305  | mW    |
| (10_400 = 1.04)                         |                       | Reset                     | _   | 200 | -  | mW    |
|   |                       | Standby                   | _   | 16  | 215<br>180<br>165<br>21<br>7<br>7<br>75<br>45<br>45<br>360<br>305  | mW    |
|   | 10/20bit SD – 290 370 | 530                       | mW  |     |  |       |
| Fatal Davisa Davisa                     |                       | 10/20bit SD               | _   | 290 | 370  | mW    |
| Total Device Power                      | 10/20bit HD           | 370                       | mW  |     |  |       |
| (10_400 = 3.54)                         |                       | Reset                     | _   | 220 | 215 180 165 21 7 7 75 45 45 45 360 305 305 44 530 370 370 44  0.3 x IO_VDD IO_VDD +0.3 0.2 0.4 SDI_VDD -(0.55/2) | mW    |
|   |                       | Standby                   | _   | 16  | 44   | mW    |
| Digital I/O                             |                       |                           |     |     |  |       |
| Input Logic LOW                         | V <sub>IL</sub>       | 3.3V or 1.8V operation    |     | _   |  | V     |
| Input Logic HIGH                        | V <sub>IH</sub>       | 3.3V or 1.8V operation    |     | _   |  | V     |
| Output Logic LOW                        | V                     | IOL = 5mA, 1.8V operation | _   | _   | 0.2  | V     |
| Output Logic LOVV                       | <b>v</b> OL           | IOL = 8mA, 3.3V operation | _   | _   | 0.4  | V     |
| Output Logic IIICII                     | V                     | IOH = 5mA, 1.8V operation | 1.4 | _   | =  | V     |
| Output Logic High                       | VOH                   | IOH = 8mA, 3.3V operation | 2.4 | =   | =  | V     |
| Serial Input                            |                       |                           |     |     |  |       |
| Serial Input Common<br>Mode Voltage     | _                     | 50 $\Omega$ load          | 2.5 |     |  | V     |
| Serial Output                           |                       |                           |     |     |  |       |
| Serial Output<br>Common Mode<br>Voltage | -                     | 50Ω load                  |     |     |  | V     |

#### Note

The output drive strength of the digital outputs can be programmed through the host interface. please see Table 4-28: Video Core Configuration and Status Registers, register 06Dh for details.

www.semtech.com

## 2.4 AC Electrical Characteristics

**Table 2-4: AC Electrical Characteristics** 

Guaranteed over recommended operating conditions unless otherwise noted.

| Parameter                                       | Symbol   | Conditions            |      | Min  | Тур | Max   | Units | Notes |
|---|--|-----------------------|------|------|-----|-------|-------|-------|
| System  |  |                       |      |      |     |       |       |       |
| Device Latency:                                 |  | HD                    |      | 79   | -   | 83    | PCLK  | -     |
| AUDIO_EN = 1,<br>SMPTE mode,<br>IOPROC_EN = 1   | -  | SD                    |      | 50   | -   | 59    | PCLK  | -     |
| Device Latency:                                 |  | HD                    |      | 44   | -   | 48    | PCLK  | _     |
| AUDIO_EN = 0,<br>SMPTE mode,<br>IOPROC_EN = 1   | -  | SD                    |      | 44   | _   | 48    | PCLK  | _     |
| Device Latency:                                 |  | HD                    |      | 33   | -   | 36    | PCLK  | _     |
| AUDIO_EN = 0,<br>SMPTE mode,<br>IOPROC_EN = 0   | -  | SD                    |      | 32   | _   | 35    | PCLK  | _     |
| Device Latency:                                 |  | HD<br>SD              |      | 6    | -   | 9     | PCLK  | _     |
| AUDIO_EN = 0,<br>SMPTE bypass,<br>IOPROC_EN = 0 | -  |                       |      | 5    | _   | 9     | PCLK  | _     |
| Device Latency:<br>DVB-ASI                      | _  | SD                    |      | 12   | _   | 16    | PCLK  | _     |
| Reset Pulse Width                               | t <sub>reset</sub>   | -                     |      | 1    | -   | -     | ms    | -     |
| Parallel Output                                 |  |                       |      |      |     |       |       |       |
| Parallel Clock Frequency                        | f <sub>PCLK</sub>  | -                     |      | 13.5 | -   | 148.5 | MHz   | -     |
| Parallel Clock Duty Cycle                       | DC <sub>PCLK</sub>   | -                     |      | 40   | -   | 60    | %     | _     |
|   |  | HD 10-bit             | DBUS | 1.0  | -   | -     | ns    | 1     |
|   |  | 6pF C <sub>LOAD</sub> | STAT | 1.0  | -   | -     | ns    | 1     |
|   |  | HD 20-bit             | DBUS | 1.0  | -   | -     | ns    | 1     |
| Outrot Data Hald Time (4.22)                    | +  | 6pF C <sub>LOAD</sub> | STAT | 1.0  | -   | -     | ns    | 1     |
| Output Data Hold Time (1.8V)                    | <sup>L</sup> oh  | SD 10-bit             | DBUS | 19.4 | -   | -     | ns    | 1     |
|   | HD 20-bit 6pF C <sub>LOAD</sub> DBUS 1.0 -  SD 10-bit 6pF C <sub>LOAD</sub> DBUS 19.4 -  SD 10-bit 6pF C <sub>LOAD</sub> STAT 19.4 - | -                     | -    | ns   | 1   |       |       |       |
| Output Data Hold Time (1.8V)                    |  | SD 20-bit             | DBUS | 38.0 | -   | -     | ns    | 1     |
|   |  | 6pF C <sub>LOAD</sub> | STAT | 38.0 | -   | -     | ns    | 1     |

**Table 2-4: AC Electrical Characteristics (Continued)** 

Guaranteed over recommended operating conditions unless otherwise noted.

| Parameter                           | Symbol   | Conditi                             | ions  | Min  | Тур | Max                                  | Units   | Notes |
|-------------------------------------|--|-------------------------------------|-------|--|-----|--------------------------------------|---|-------|
|                                     |  | HD 10-bit                           | DBUS  | 1.0  | -   | -                                    | ns  | 2     |
|                                     |  | 6pF C <sub>LOAD</sub>               | STAT  | 1.0  | -   | _                                    | ns  | 2     |
|                                     |  | HD 20-bit                           | DBUS  | 1.0  | -   | -                                    | ns  | 2     |
| Output Data Hold Time (2.21/)       | + .  | 6pF C <sub>LOAD</sub>               | STAT  | 1.0  | -   | -                                    | ns  | 2     |
| Output Data Hold Time (3.3V)        | t <sub>oh</sub>  | SD 10-bit                           | DBUS  | 19.4   | -   | _                                    | ns  | 2     |
|                                     |  | 6pF C <sub>LOAD</sub>               | STAT  | 19.4   | -   | _                                    | ns  | 2     |
|                                     |  | SD 20-bit                           | DBUS  | 38.0   | -   | _                                    | ns  | 2     |
|                                     |  | 6pF C <sub>LOAD</sub>               | STAT  | 38.0   | -   | _                                    | ns ns ns ns ns  | 2     |
|                                     |  | HD 10-bit                           | DBUS  | -  | -   | ns - n | 3   |       |
|                                     | <sup>t</sup> od  | 15pF C <sub>LOAD</sub>              | STAT  | -  | -   | 4.4                                  | ns  | 3     |
|                                     |  | HD 20-bit<br>15pF C <sub>LOAD</sub> | DBUS  | -  | -   | 3.7                                  | ns  | 3     |
| Output Data Delay Time (1.8V)       |  |                                     | STAT  | -  | -   | 4.4                                  | ns  | 3     |
|                                     |  | SD 10-bit<br>15pF C <sub>LOAD</sub> | DBUS  | -  | -   | 22.2                                 | ns  | 3     |
|                                     |  |                                     | STAT  | -  | -   | 22.2                                 | ns  | 3     |
|                                     |  | SD 20-bit                           | DBUS  | -  | -   | 41.0                                 | ns  | 3     |
|                                     |  | 15pF C <sub>LOAD</sub>              | STAT  | -  | -   | 41.0                                 | ns n  | 3     |
|                                     |  | HD 10-bit<br>15pF C <sub>LOAD</sub> | DBUS  | -  | -   | 3.7                                  | ns  | 4     |
|                                     |  |                                     | STAT  | -  | -   | 4.1                                  | ns  | 4     |
|                                     |  | HD 20-bit                           | DBUS  | -  | -   | 3.7                                  | ns  | 4     |
| Output Data Dalay Time (2.2)/       | + .  | 15pF C <sub>LOAD</sub>              | STAT  | DBUS 1.0 ns  STAT 1.0 ns  DBUS 1.0 ns  STAT 1.0 ns  DBUS 19.4 ns  DBUS 19.4 ns  DBUS 38.0 ns  STAT 38.0 ns  STAT - 4.4 ns  DBUS - 22.2 ns  STAT - 41.0 ns  STAT - 4.1 ns  DBUS - 3.7 ns  STAT - 4.1 ns  DBUS - 22.2 ns  STAT - 4.1 ns  DBUS - 3.7 ns  STAT - 4.1 ns  DBUS - 4.1 ns | 4   |                                      |   |       |
| Output Data Delay Time (3.3V)       | t <sub>od</sub>  | SD 10-bit                           | DBUS  | -  | -   | 22.2                                 | ns n  | 4     |
|                                     |  | 15pF C <sub>LOAD</sub>              | STAT  | -  | -   | 22.2                                 |   | 4     |
|                                     |  | SD 20-bit                           | DBUS  | -  | -   | 41.0                                 | ns  | 4     |
|                                     |  | 15pF C <sub>LOAD</sub>              | STAT  | -  | -   | 41.0                                 | ns  | 4     |
|                                     |  |                                     | STAT  | _  | =   | 0.4                                  | ns  | 1     |
|                                     |  |                                     | DBUS  | _  | _   | 0.4                                  | ns  | 1     |
| Output Data Pica/Fall Time (4.9)    | All modes $_{6pF}$ C $_{LOAD}$ $\frac{DBUS}{AUDIO}$ $  0.6$ $ 0.6$ at Data Rise/Fall Time (1.8V) $t_{r}/t_{f}$ | 0.6                                 | ns    | 1  |     |                                      |   |       |
| Output Data Rise/Fall Tiffle (1.8V) | r/rf   |                                     | STAT  | -  | -   | 1.5                                  | - ns - ns - ns - ns - ns 3.7 ns 4.4 ns 3.7 ns 4.4 ns 22.2 ns 22.2 ns 41.0 ns 41.0 ns 3.7 ns 4.1 ns 22.2 ns 22.2 ns 41.0 ns 4.1 ns 3.7 ns 4.1 ns 22.2 ns 41.0 ns 4.1 ns 3.7 ns 4.1 ns 22.2 ns 41.0 ns 4.1 ns 21.2 ns 41.0 ns | 3     |
|                                     |  | All modes<br>15pF C <sub>LOAD</sub> | DBUS  | -  | -   | 1.4                                  |   | 3     |
|                                     |  | 20,.3                               | AUDIO | -  | -   | 2.3                                  |   | 3     |

### **Table 2-4: AC Electrical Characteristics (Continued)**

Guaranteed over recommended operating conditions unless otherwise noted.

| Parameter                            | Symbol                         | Conditions                          |                        | Min  | Тур | Max   | Units | Notes |
|--------------------------------------|--------------------------------|-------------------------------------|------------------------|------|-----|-------|-------|-------|
|                                      |                                |                                     | STAT                   | _    | _   | 0.5   | ns    | 2     |
|                                      |                                | All modes<br>6pF C <sub>LOAD</sub>  | DBUS                   | -    | -   | 0.4   | ns    | 2     |
| Output Data Rise/Fall Time (3.3V)    | t <sub>r</sub> /t <sub>f</sub> | 20/13                               | AUDIO                  | -    | -   | 0.6   | ns    | 2     |
|                                      | °r/ °†                         |                                     | STAT                   | -    | -   | 1.6   | ns    | 4     |
|                                      |                                | All modes<br>15pF C <sub>LOAD</sub> | DBUS                   | -    | -   | 1.4   | ns    | 4     |
|                                      |                                |                                     | AUDIO                  | -    | -   | 2.2   | ns    | 4     |
| Serial Digital Input                 |                                |                                     |                        |      |     |       |       |       |
| Serial Input Data Rate               | DR <sub>SDI</sub>              | -                                   |                        | 0.27 | -   | 1.485 | Gb/s  | -     |
| Serial Input Swing                   | ΔV <sub>SDI</sub>              | Differential with $100\Omega$ load  |                        | 500  | 800 | 1100  | mVp-p | _     |
| Serial Input Jitter Tolerance        | ΤUI                            | Nominal<br>loop<br>bandwidth        | Square<br>wave<br>mod. | 0.7  | 0.8 | _     | UI    | _     |
| Serial Digital Output                |                                |                                     |                        |      |     |       |       |       |
| Serial Output Data Rate              | DR <sub>SDO</sub>              | _                                   |                        | 0.27 | -   | 1.485 | Gb/s  | -     |
| Serial Output Swing                  | $\Delta V_{SDO}$               | Differential load                   |                        | 350  | -   | 600   | mVp-p | -     |
| Serial Output Rise Time<br>20% ~ 80% | tr <sub>SDO</sub>              | -                                   |                        | -    | -   | 180   | ps    | -     |
| Serial Output Fall Time<br>20% ~ 80% | tf <sub>SDO</sub>              | -                                   |                        | -    | -   | 180   | ps    | -     |
| Social Output Intrinsis litter       | <b>t</b>                       | SMPTE colour bar HD signal          |                        | -    | -   | 100   | ps    | -     |
| Serial Output Intrinsic Jitter       | t <sub>OJ</sub>                | SMPTE colour bar SD signal          |                        | -    | -   | 400   | ps    | -     |
| Serial Output Duty Cycle Distortion  | חכת                            | HD                                  | 1                      | -    | 10  | =     | ps    | -     |
|                                      | DCD <sub>SDD</sub>             | SD                                  |                        | -    | 20  | =     | ps    | -     |
| Synchronous lock time                | -                              | -                                   |                        | -    | -   | 25    | μs    | -     |

### **Table 2-4: AC Electrical Characteristics (Continued)**

Guaranteed over recommended operating conditions unless otherwise noted.

| Parameter   | arameter Symbol Conditions |                                      | Min   | Тур | Max  | Units | Notes |
|---|----------------------------|--------------------------------------|-------|-----|------|-------|-------|
|   |                            | Manual mode, noise immunity disabled | 100   | -   | 350  | μs    | 5     |
| Asynchronous lock time  | -                          | Auto mode, noise immunity disabled   | 100   | -   | 600  | μs    | 5     |
|   |                            | Noise immunity enabled               | 100   | -   | 1200 | μs    | 5     |
| Lock time from power-up   | _                          | After 20 minutes at -20°C            | -     | 325 |      | ms    | 5     |
| GSPI  |                            |                                      |       |     |      |       |       |
| GSPI Input Clock Frequency  | f <sub>SCLK</sub>          |                                      | -     | -   | 60   | MHz   | 5     |
| GSPI Input Clock Duty Cycle   | DC <sub>SCLK</sub>         | -                                    | 40    | 50  | 60   | %     | 5     |
| GSPI Input Data Setup Time  | -                          | -                                    | 1.5   | -   | -    | ns    | 5     |
| GSPI Input Data Hold Time   | _                          |                                      | 1.5   | -   | _    | ns    | 5     |
| GSPI Output Data Hold Time  | _                          |                                      | 1.5   | -   | _    | ns    | 5     |
| CS low before SCLK rising edge  | _                          | -<br>50% levels                      | 1.5   | -   | _    | ns    | 5     |
| Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - write cycle         | -                          | 3.3V or 1.8V operation               | 37.1  | -   | -    | ns    | 5     |
| Time between end of command<br>word (or data in Auto-Increment<br>mode) and the first SCLK of the<br>following data word - read cycle | -                          | -                                    | 148.4 | -   | -    | ns    | 5     |
| CS high after SCLK falling edge   | -                          | -                                    | 37.1  | -   | -    | ns    | 5     |

#### Notes:

- 1. 1.89V and 0°C.
- 2. 3.47V and 0°C.
- 3. 1.71V and 85°C
- 4. 3.13V and 85°C
- 5. Timing parameters defined in Section 4.19.3

# 3. Input/Output Circuits




Figure 3-1: Digital Input Pin with Schmitt Trigger (20bit/10bit, AUDIO\_EN/DIS, CS\_TMS, SW\_EN, IOPROC\_EN/DIS, JTAG/HOST, RC\_BYP, RESET\_TRST, SCLK\_TCK, SDIN\_TDI, SDO\_EN/DIS, STANDBY, TIM\_861)




Figure 3-2: Bidirectional Digital Input/Output Pin - Configured to Output unless in Reset Mode. (ACLK, AMCLK, AOUT\_1/2, AOUT\_3/4, AOUT\_5/6, AOUT\_7/8, DVB\_ASI, SMPTE\_BYPASS, WCLK)




Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output unless in Reset Mode; in which case they are high-impedance. The drive strength can be set by writing to address 06Dh in the host interface register. (DOUT0, DOUT1, DOUT2, DOUT3, DOUT4, DOUT5, DOUT6, DOUT7, DOUT8, DOUT9, SDOUT\_TDO, STAT0, STAT1, STAT2, STAT3, STAT4, STAT5, XTAL\_OUT, DOUT10, DOUT11, DOUT12, DOUT13, DOUT14, DOUT15, DOUT16, DOUT17, DOUT18, DOUT19, PCLK)




Figure 3-4: XTAL1/XTAL2/XTAL\_OUT




Figure 3-5: VBG




Figure 3-6: LB\_CONT




Figure 3-7: Loop Filter




Figure 3-8: SDI/SDI and TERM




Figure 3-9: SDO/SDO

# 4. Detailed Description

#### 4.1 Functional Overview

The GS1670A is a multi-rate, multi-standard receiver with integrated SMPTE video processing as well as an integrated audio de-embedder, compliant with SMPTE ST 292 and SMPTE ST 259-C signals.

The GS1670A includes an integrated reclocker, serial data loop through output, robust serial-to-parallel conversion, integrated SMPTE video processing, and additional processing functions such as audio extraction, ancillary data extraction, EDH support, and DVB-ASI decoding.

The device supports four distinct modes of operation that can be set through external device pins or by programming internal registers through the host interface; SMPTE mode, Data-Through mode, DVB-ASI mode and Standby mode.

In SMPTE mode, all video processing features, ancillary data extraction, and audio de-embedding features are enabled by default.

In DVB-ASI mode, the GS1670A carries out 8b/10b decoding and generates 10-bit parallel DVB-ASI compliant data.

In Data-Through mode, the device operates as a simple serial to parallel converter. No additional processing features are enabled.

Standby mode is the low power consumption mode of the device. In this mode, the internal reclocker will unlock, and the internal configuration registers will not be accessible through the host interface.

The GS1670A includes a JTAG interface for boundary scan testing.

## 4.2 Serial Digital Input

The GS1670A can accept serial digital inputs compliant with SMPTE ST 292 and SMPTE ST 259-C. The serial digital input buffer features  $50\Omega$  input termination and can be DC-coupled to Semtech's SD/HD-capable equalizers.

### 4.3 Serial Digital Loop-Through Output

The GS1670A contains a  $100\Omega$  differential serial output buffer which can be configured to output either a retimed or a buffered version of the serial digital input. The SDO and  $\overline{SDO}$  outputs of this buffer can interface directly to a SD/HD-capable, SMPTE compliant Semtech cable driver. See 5.1 Typical Application Circuit on page 124.

When the  $\overline{RC_BYP}$  pin is set HIGH, the serial digital output is the re-timed version of the serial input.

When the  $\overline{RC\_BYP}$  pin is set LOW, the serial digital output is simply the buffered version of the serial input, bypassing the internal reclocker.