

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









GS1671

HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with **SMPTE Audio and Video Processing**

Key Features


- Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
- Supports SMPTE 292M, SMPTE 259M-C and DVB-ASI
- Integrated adaptive cable equalizer
- Typical equalized length of Belden 1694A cable:
 - 230m at 1.485Gb/s
 - 440m at 270Mb/s
- Integrated Reclocker with low phase noise, integrated
- Serial digital reclocked, or non-reclocked output
- Integrated audio de-embedder for 8 channels of 48kHz
- Integrated audio clock generator
- Ancillary data extraction
- Parallel data bus selectable as either 20-bit or 10-bit
- Comprehensive error detection and correction features
- Output H, V, F or CEA 861 Timing Signals
- 1.2V digital core power supply, 1.2V and 3.3V analog power supplies, and selectable 1.8V or 3.3V I/O power supply
- **GSPI** Host Interface
- -20°C to +85°C operating temperature range
- Low power operation (typically 480mW)
- Small 11mm x 11mm 100-ball BGA package
- Pb-free and ROHS compliant

Errata


Refer to Errata document entitled GS1670/GS1671 Errata for this device (document number 53878).

Applications


Application: 1080p30 or 720p60 Monitor




Application: Multi-format Downconverter




Application: Multi-input Video Monitoring System



Application: Multi-format Audio De-embedder Module



Application: Multi-format Digital VTR/Video Server



Description

The GS1671 is a multi-rate SDI integrated Receiver which includes complete SMPTE processing, as per SMPTE 292M and SMPTE 259M-C. The SMPTE processing features can be bypassed to support signals with other coding schemes.

The GS1671 integrates Gennum's adaptive cable equalizer technology, achieving unprecedented cable lengths and jitter tolerance. It features DC restoration to compensate for the DC content of SMPTE pathological signals.

The device features an Integrated Reclocker with an internal VCO and a wide Input Jitter Tolerance (IJT) of 0.7UI.

A serial digital loop-through output is provided, which can be configured to output either reclocked or non-reclocked serial digital data. The serial digital output can be connected to an external cable driver.

The device operates in one of four basic modes: SMPTE mode, DVB-ASI mode, Data-Through mode or Standby mode.

In SMPTE mode (the default operating mode), the GS1671 performs full SMPTE processing, and features a number of data integrity checks and measurement capabilities.

The device also supports ancillary data extraction, and can provide entire ancillary data packets through host-accessible registers. It also provides a variety of other packet detection and error handling features. All of these processing features are optional, and may be individually enabled or disabled through register programming.

In DVB-ASI mode, sync word detection, alignment and 8b/10b decoding is applied to the received data stream.

In Data-Through mode all forms of SMPTE and DVB-ASI processing are disabled, and the device can be used as a simple serial to parallel converter.

The device can also operate in a lower power Standby mode. In this mode, no signal processing is carried out and the parallel output is held static.


Parallel data outputs are provided in 20-bit or 10-bit format for HD and SD video rates, with a variety of mapping options. As such, this parallel bus can interface directly with video processor ICs, and output data can be multiplexed onto 10 bits for a low pin count interface.

Up to eight channels (two audio groups) of serial digital audio may be extracted from the video data stream, in accordance with SMPTE 272M-C and SMPTE 299M.

The output audio formats supported by the device include AES/EBU and $\rm I^2S$, and two other industry standard serial digital formats. A variety of audio processing features are provided to ease implementation. Audio clocks are internally generated and provided by the device.



Functional Block Diagram



GS1671 Functional Block Diagram



Contents

•	atures	
Errata.		1
Applic	ations	1
Descri	ption	2
Functi	onal Block Diagram	3
1. Pin (Out	8
1.	1 Pin Assignment	8
1.	2 Pin Descriptions	8
2. Elec	trical Characteristics	. 16
2.	1 Absolute Maximum Ratings	. 16
2.	2 Recommended Operating Conditions	. 16
2.	3 DC Electrical Characteristics	. 17
2.	4 AC Electrical Characteristics	. 19
3. Inpu	ut/Output Circuits	. 23
4. Deta	iled Description	. 26
4.	1 Functional Overview	. 26
4.	2 Serial Digital Input	. 27
	4.2.1 Integrated Adaptive Cable Equalizer	. 27
4.	3 Serial Digital Loop-Through Output	. 28
4.	4 Serial Digital Reclocker	. 29
	4.4.1 PLL Loop Bandwidth	. 29
4.	5 External Crystal/Reference Clock	. 30
4.	6 Lock Detect	. 31
	4.6.1 Asynchronous Lock	. 31
	4.6.2 Signal Interruption	. 32
4.	7 SMPTE Functionality	. 32
	4.7.1 Descrambling and Word Alignment	
4.	8 Parallel Data Outputs	
	4.8.1 Parallel Data Bus Buffers	
	4.8.2 Parallel Output in SMPTE Mode	. 35
	4.8.3 Parallel Output in DVB-ASI Mode	
	4.8.4 Parallel Output in Data-Through Mode	
	4.8.5 Parallel Output Clock (PCLK)	
4.	9 Timing Signal Generator	
	4.9.1 Manual Switch Line Lock Handling	
	4.9.2 Automatic Switch Line Lock Handling	
4.	10 Programmable Multi-function Outputs	
	11 H:V:F Timing Signal Generation	
	4.11.1 CEA-861 Timing Generation	
4.	12 Automatic Video Standards Detection	
	13 Data Format Detection & Indication	
	14 EDH Detection	
	4.14.1 EDH Packet Detection	-
	4.14.2 EDH Flag Detection	
	0	



4.15 Video Signal Error Detection & Indication	52
4.15.1 TRS Error Detection	54
4.15.2 Line Based CRC Error Detection	54
4.15.3 EDH CRC Error Detection	54
4.15.4 HD Line Number Error Detection	55
4.16 Ancillary Data Detection & Indication	55
4.16.1 Programmable Ancillary Data Detection	56
4.16.2 SMPTE 352M Payload Identifier	57
4.16.3 Ancillary Data Checksum Error	57
4.16.4 Video Standard Error	58
4.17 Signal Processing	58
4.17.1 TRS Correction & Insertion	59
4.17.2 Line Based CRC Correction & Insertion	59
4.17.3 Line Number Error Correction & Insertion	60
4.17.4 ANC Data Checksum Error Correction & Insertion	60
4.17.5 EDH CRC Correction & Insertion	60
4.17.6 Illegal Word Re-mapping	60
4.17.7 TRS and Ancillary Data Preamble Remapping	61
4.17.8 Ancillary Data Extraction	61
4.18 Audio De-embedder	65
4.18.1 Serial Audio Data I/O Signals	65
4.18.2 Serial Audio Data Format Support	67
4.18.3 Audio Processing	71
4.18.4 Error Reporting	77
4.19 GSPI - HOST Interface	78
4.19.1 Command Word Description	78
4.19.2 Data Read or Write Access	79
4.19.3 GSPI Timing	80
4.20 Host Interface Register Maps	82
4.20.1 Video Core Registers	82
4.20.2 SD Audio Core Registers	91
4.20.3 HD Audio Core Registers	106
4.21 JTAG Test Operation	121
4.22 Device Power-up	123
4.23 Device Reset	123
4.24 Standby Mode	123
5. Application Reference Design	124
5.1 High Gain Adaptive Cable Equalizers	124
5.2 PCB Layout	124
5.3 Typical Application Circuit	125
6. References & Relevant Standards	126
7. Package & Ordering Information	127
7.1 Package Dimensions	127
7.2 Packaging Data	128
7.3 Marking Diagram	128
7.4 Solder Reflow Profiles	129
7.5 Ordering Information	129
Revision History	129



List of Figures

Figure 3-1: Digital Input Pin with Schmitt Trigger	23
Figure 3-2: Bidirectional Digital Input/Output Pin	
Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength	24
Figure 3-4: XTAL1/XTAL2/XTAL-OUT	24
Figure 3-5: VBG	24
Figure 3-6: LB_CONT	25
Figure 3-7: Loop Filter	25
Figure 3-8: SDO/SDO	25
Figure 3-9: Equalizer Input Equivalent Circuit	25
Figure 4-1: GS1671 Integrated EQ Block Diagram	28
Figure 4-2: 27MHz Clock Sources	30
Figure 4-3: PCLK to Data and Control Signal Output Timing - SDR Mode 1	33
Figure 4-4: PCLK to Data and Control Signal Output Timing - SDR Mode 2	34
Figure 4-5: Switch Line Locking on a Non-Standard Switch Line	38
Figure 4-6: H:V:F Output Timing - HDTV 20-bit Mode	41
Figure 4-7: H:V:F Output Timing - HDTV 10-bit Mode	41
Figure 4-8: H:V:F Output Timing - HD 20-bit Output Mode	42
Figure 4-9: H:V:F Output Timing - HD 10-bit Output Mode	
Figure 4-10: H:V:F Output Timing - SD 20-bit Output Mode	
Figure 4-11: H:V:F Output Timing - SD 10-bit Output Mode	
Figure 4-12: H:V:DE Output Timing 1280 x 720p @ 59.94/60 (Format 4)	
Figure 4-13: H:V:DE Output Timing 1920 x 1080i @ 59.94/60 (Format 5)	
Figure 4-14: H:V:DE Output Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)	
Figure 4-15: H:V:DE Output Timing 1280 x 720p @ 50 (Format 19)	
Figure 4-16: H:V:DE Output Timing 1920 x 1080i @ 50 (Format 20)	
Figure 4-17: H:V:DE Output Timing 720 (1440) x 576 @ 50 (Format 21 & 22)	
Figure 4-18: H:V:DE Output Timing 1920 x 1080p @ 23.94/24 (Format 32)	
Figure 4-19: H:V:DE Output Timing 1920 x 1080p @ 25 (Format 33)	
Figure 4-20: H:V:DE Output Timing 1920 x 1080p @ 29.97/30 (Format 34)	
Figure 4-21: Y/1ANC and C/2ANC Signal Timing	
Figure 4-22: Ancillary Data Extraction - Step A	
Figure 4-23: Ancillary Data Extraction - Step B	
Figure 4-24: Ancillary Data Extraction - Step C	
Figure 4-25: Ancillary Data Extraction - Step D	
Figure 4-26: ACLK to Data Signal Output Timing	
Figure 4-27: I ² S Audio Output Format	
Figure 4-28: AES/EBU Audio Output Format	
Figure 4-29: Serial Audio, Left Justified, MSB First	
Figure 4-30: Serial Audio, Left Justified, LSB First	
Figure 4-31: Serial Audio, Right Justified, MSB First	
Figure 4-32: Serial Audio, Right Justified, LSB First	
Figure 4-33: AES/EBU Audio Output to Bit Clock Timing	
Figure 4-34: ECC 24-bit Array and Examples	
Figure 4-35: Sample Distribution over 5 Video Frames (525-line Systems)	72
Figure 4-36: Audio Buffer After Initial 26 Sample Write	
Figure 4-37: Audio Buffer Pointer Boundary Checking	
Figure 4-38: GSPI Application Interface Connection	
Figure 4-39: Command Word Format	
Figure 4-40: Data Word Format	
Figure 4-41: Write Mode	
Figure 4-42: Read Mode	
-	



Figure 4-43: GSPI Time Delay	80
Figure 4-44: In-Circuit JTAG	
Figure 4-45: System JTAG	122
Figure 4-46: Reset Pulse	123
Figure 7-1: Pb-free Solder Reflow Profile	129

List of Tables

Table 1-1: Pin Descriptions	8
Table 2-1: Absolute Maximum Ratings	16
Table 2-2: Recommended Operating Conditions	16
Table 2-3: DC Electrical Characteristics	17
Table 2-4: AC Electrical Characteristics	
Table 4-1: Serial Digital Output	28
Table 4-2: PLL Loop Bandwidth	29
Table 4-3: Input Clock Requirements	30
Table 4-4: Lock Detect Conditions	31
Table 4-5: GS1671 Output Video Data Format Selections	34
Table 4-6: GS1671 PCLK Output Rates	36
Table 4-7: Switch Line Position for Digital Systems	39
Table 4-8: Output Signals Available on Programmable Multi-Function PinsPins	40
Table 4-9: Supported CEA-861 Formats	43
Table 4-10: CEA861 Timing Formats	
Table 4-11: Supported Video Standard Codes	48
Table 4-12: Data Format Register Codes	
Table 4-13: Error Status Register and Error Mask Register	53
Table 4-14: IOPROC_DISABLE Register Bits	
Table 4-15: Serial Audio Pin Descriptions	65
Table 4-16: Audio Output Formats	
Гable 4-17: Audio Data Packet Detect Register	69
Table 4-18: Audio Group DID Host Interface Settings	70
Гable 4-19: Audio Data and Control Packet DID Setting Register	
Table 4-20: Audio Buffer Pointer Offset Settings	74
Table 4-21: Audio Channel Mapping Codes	
Table 4-22: Audio Sample Word Lengths	75
Table 4-23: Audio Channel Status Information Registers	
Table 4-24: Audio Channel Status Block for Regenerate Mode Default Settings	
Table 4-25: Audio Mute Control Bits	
Table 4-26: GSPI Time Delay	
Table 4-27: GSPI Timing Parameters (50% levels; 3.3V or 1.8V operation)	
Table 4-28: Video Core Configuration and Status Registers	82
Table 4-29: SD Audio Core Configuration and Status Registers	
Table 4-30: HD Audio Core Configuration and Status Registers	
Table 4-31: ANC Extraction FIFO Access Registers	
Table 7-1: Packaging Data	128



1. Pin Out

1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
Α	VBG	LF	LB_CONT	VCO_ VDD	STAT0	STAT1	IO_VDD	PCLK	DOUT18	DOUT17
В	A_VDD	PLL_ VDD	RSV	VCO_ GND	STAT2	STAT3	IO_GND	DOUT19	DOUT16	DOUT15
C	SDI	A_GND	PLL_ VDD	PLL_ VDD	STAT4	STAT5	RESET _TRST	DOUT12	DOUT14	DOUT13
D	SDI	A_GND	A_GND	PLL_ GND	CORE _GND	CORE _VDD	SW_EN	JTAG/ HOST	IO_GND	IO_VDD
Ε	EQ_VDD	EQ_GND	A_GND	PLL_ GND	CORE _GND	CORE _VDD	SDOUT_ TDO	SDIN_ TDI	DOUT10	DOUT11
F	AGCP	RSV	A_GND	PLL_ GND	CORE _GND	CORE _VDD	CS_ TMS	SCLK_ TCK	DOUT8	DOUT9
G	AGCN	A_GND	RC_BYP	CORE _GND	CORE _GND	CORE _VDD	SMPTE_ BYPASS	DVB_ASI	IO_GND	IO_VDD
Н	BUFF_ VDD	BUFF_ GND	AUDIO_ EN/DIS	WCLK	TIM_861	XTAL_ OUT	20bit/ 10bit	IOPROC_ EN/DIS	DOUT6	DOUT7
J	SDO	SDO_ EN/DIS	AOUT _1/2	ACLK	AOUT _5/6	XTAL2	IO_GND	DOUT1	DOUT4	DOUT5
K	SDO	STANDBY	AOUT _3/4	AMCLK	AOUT _7/8	XTAL1	IO_VDD	DOUT0	DOUT2	DOUT3

1.2 Pin Descriptions

Table 1-1: Pin Descriptions

Pin Number	Name	Timing	Туре	Description
A1	VBG		Analog Input	Band Gap voltage filter connection.
A2	LF		Analog Input	Loop Filter component connection.
А3	LB_CONT		Analog Input	Connection for loop bandwidth control resistor.
A4	VCO_VDD		Input Power	POWER pin for the VCO. Connect to 1.2V \pm 5% analog supply followed by a RC filter (see 5. Application Reference Design). A 105 Ω 1% resistor must be used in the RC filter circuit. VCO_VDD is nominally 0.7V.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description	
A5, A6, B5,	STAT[0:5]		Output	MULTI-FUNCTIONAL OU	JTPUT PORT.
B6, C5, C6		·			out Logic parameters in the DC Electrical logic level threshold and compatibility.
				Each of the STAT [0:5] p one of the following sig	ins can be configured individually to output gnals:
				Signal	Default
				H/HSYNC	STAT0
				V/VSYNC	STAT1
				F/DE	STAT2
				LOCKED	STAT3
				Y/1ANC	STAT4
				C/2ANC	_
				DATA ERROR	STAT5
				VIDEO ERROR	_
				AUDIO ERROR	-
				EDH DETECTED	-
				CARRIER DETECT	-
				RATE_DET	-
A7, D10, G10, K7	IO_VDD		Input Power	POWER connection for digital.	digital I/O. Connect to 3.3V or 1.8V DC
A8	PCLK		Output	PARALLEL DATA BUS CL	оск
					out Logic parameters in the DC Electrical logic level threshold and compatibility.
				HD 10-bit mode	PCLK @ 148.5 or 148.5/1.001MHz
				HD 20-bit mode	PCLK @ 74.25 or 74.25/1.001MHz
				SD 10-bit mode	PCLK @ 27MHz
				SD 20-bit mode	PCLK @ 13.5MHz



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description	
A9, A10, B8,	DOUT18, 17, 19,		Output	PARALLEL DATA BUS	
B9, B10,C8, C9, C10, E9, E10	16, 15, 12, 14, 13, 10, 11				put Logic parameters in the DC Electrical r logic level threshold and compatibility.
				20-bit mode 20bit/10bit = HIGH	SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Luma data output for SD and HD dat rates DVB-ASI mode (SMPTE_BYPASS = LOV and DVB_ASI = HIGH): Not defined
					Data-Through mode (SMPTE_BYPASS LOW and DVB_ASI = LOW): Data output
				10-bit mode 20bit/10bit = LOW	SMPTE mode (SMPTE_BYPASS = HIGI and DVB_ASI = LOW): Multiplexed Luma/Chroma data outpo for SD and HD data rates
					DVB-ASI mode (SMPTE_BYPASS = LOV and DVB_ASI = HIGH): 8b/10b decoded DVB-ASI data
					Data-Through mode (SMPTE_BYPASS LOW and DVB_ASI = LOW): Data output
B1	A_VDD		Input Power	POWER pin for analog	circuitry. Connect to 3.3V DC analog.
B2, C3, C4	PLL_VDD		Input Power	POWER pins for the Re	clocker PLL. Connect to 1.2V DC analog.
B3, F2	RSV			These pins must be left	unconnected.
В4	VCO_GND		Input Power	GND pin for the VCO.	Connect to analog GND.
B7, D9, G9, J7	IO_GND		Input Power	GND connection for dig	gital I/O. Connect to digital GND.
C1, D1	SDI, SDI		Analog Input	Serial Digital Differenti	al Input.
C2, D2, D3, E3, F3, G2	A_GND		Input Power	GND pins for sensitive	analog circuitry. Connect to analog GND.
C 7	RESET_TRST		Input	CONTROL SIGNAL INPU	т
				Characteristics table fo	at Logic parameters in the DC Electrical r logic level threshold and compatibility.
				and to reset the JTAG s	'
				Normal mode (JTAG/HC	
				all digital output signa	nal blocks are set to default conditions and Is become high impedance.
				When HIGH, normal or JTAG test mode (JTAG/	peration of the device resumes.
				When LOW, all function	HOST = HIGH): nal blocks are set to default and the JTAG te
				sequence is reset. When HIGH, normal op after RESET_TRST is de-	peration of the JTAG test sequence resumes asserted.
D4, E4, F4	PLL_GND		Input Power	CND nine for the Books	cker PLL. Connect to analog GND.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
D5, E5, F5, G4, G5	CORE_GND		Input Power	GND connection for device core. Connect to digital GND.
D6, E6, F6, G6	CORE_VDD		Input Power	POWER connection for device core. Connect to 1.2V DC digital.
D7	SW_EN		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable switch-line locking, as described in Section 4.9.1.
D8	JTAG/ HOST		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select JTAG test mode or host interface mode.
				When JTAG/HOST is HIGH, the host interface port is configured for JTAG test.
				When JTAG/HOST is LOW, normal operation of the host interface port resumes.
E1	EQ_VDD		Input Power	POWER pin for SDI buffer. Connect to 3.3V DC analog.
E2	EQ_GND		Input Power	GND pin for SDI buffer. Connect to analog GND.
E7	SDOUT_TDO		Output	COMMUNICATION SIGNAL OUTPUT
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				GSPI serial data output/test data out.
				In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test results from the device.
				In host interface mode, this pin is used to read status and configuration data from the device.
				Note : GSPI is slightly different than the SPI. For more details on GSPI, please refer to 4.19 GSPI - HOST Interface.
E8	SDIN_TDI		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				GSPI serial data in/test data in.
				In JTAG mode (JTAG/ $\overline{\text{HOST}}$ = HIGH), this pin is used to shift test data into the device.
				In host interface mode, this pin is used to write address and configuration data words into the device.
F1, G1	AGCP, AGCN			Automatic Gain Control for the equalizer. Attach the AGC capacitor between these pins.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
F7	CS_TMS		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Chip select / test mode start.
				In JTAG mode (JTAG/ \overline{HOST} = HIGH), this pin is Test Mode Start, used to control the operation of the JTAG test.
				In host interface mode (JTAG/ $\overline{\text{HOST}}$ = LOW), this pin operates as the host interface chip select and is active LOW.
F8	SCLK_TCK		Input	COMMUNICATION SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. Serial data clock signal.
				In JTAG mode (JTAG/HOST = HIGH), this pin is the JTAG clock.
				In host interface mode (JTAG/HOST = LOW), this pin is the host interface serial bit clock.
				All JTAG/host interface addresses and data are shifted into/out of the device synchronously with this clock.
F9, F10, H9,	DOUT8, 9, 6, 7, 1,		Output	PARALLEL DATA BUS
H10, J8, J9, J10, K8, K9, K10	4, 5, 0, 2, 3		Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.	
KIO				20-bit mode 20-bit mode SMPTE mode (SMPTE_BYPASS = HIGH and DVB_ASI = LOW): Chroma data output for SD and HD data rates
				DVB-ASI mode (SMPTE_BYPASS = LOW and DVB_ASI = HIGH): Not defined
				Data-Through mode (SMPTE_BYPASS = LOW and DVB_ASI = LOW): Data output
				10-bit mode Forced LOW 20bit/10bit = LOW
G3	RC_BYP		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				When this pin is LOW, the serial digital output is the buffered version of the input serial data. When this pin is HIGH, the serial digital output is the reclocked version of the input serial data.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
G7	SMPTE_BYPASS		Input/Output	CONTROL SIGNAL INPUT/OUTPUT
				Please refer to the Input/Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Indicates the presence of valid SMPTE data.
				When the AUTO/MAN bit in the host interface register is HIGH (Default), this pin is an OUTPUT. SMPTE_BYPASS is HIGH when the device locks to a SMPTE compliant input. SMPTE_BYPASS is LOW under all other conditions.
				When the AUTO/MAN bit in the host interface register is LOW, the pin is an INPUT:
				No SMPTE scrambling takes place, and none of the I/O processing features of the device are available when SMPTE_BYPASS is set LOW.
				When SMPTE_BYPASS is set HIGH, the device carries out SMPTE scrambling and I/O processing.
				When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in Data-Through mode.
G8	DVB_ASI		Input/Output	CONTROL SIGNAL INPUT
				Please refer to the Input/Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable/disable DVB-ASI data extraction in manual mode.
				When the AUTO/MAN bit in the host interface is LOW, this pin is a input and when the DVB_ASI pin is set HIGH the device will carry o DVB_ASI data extraction and processing. The SMPTE_BYPASS pin must be set LOW. When SMPTE_BYPASS and DVB_ASI are both se LOW, the device operates in Data-Through mode.
				When the AUTO/MAN bit in the host interface is HIGH (default), DVB-ASI is configured as a status output (set LOW), and DVB-ASI input streams are not supported or recognized.
H1	BUFF_VDD		Input Power	POWER pin for the serial digital output 50Ω buffer. Connect to 3.3 DC analog.
H2	BUFF_GND		Input Power	GND pin for the cable driver buffer. Connect to analog GND.
Н3	AUDIO_EN/DIS		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Enables or disables audio extraction.
H4	WCLK		Output	48kHz word clock for Audio.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
Н5	TIM_861		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select CEA-861 timing mode.
				When TIM_861 is HIGH, the device outputs CEA 861 timing signals (HSYNC/VSYNC/DE) instead of H:V:F digital timing signals.
Н6	XTAL_OUT		Digital Output	Buffered 27MHz crystal output. Can be used to cascade the crysta signal.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
H7	20bit/10bit		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select the output bus width. HIGH = 20-bit, LOW = 10-bit.
H8	IOPROC_EN/DIS		Input	CONTROL SIGNAL INPUT
			·	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable or disable audio and video processing features. When IOPROC_EN is HIGH, the audio and video processing feature of the device are enabled. When IOPROC_EN is LOW, the processin features of the device are disabled, and the device is in a low-latency operating mode.
J1, K1	SDO, SDO		Output	Serial Data Output Signal.
				50Ω CML buffer for interfacing to an external cable driver.
				Serial digital output signal operating at 1.485Gb/s, 1.485/1.001Gb/and 270Mb/s.
J2	SDO_EN/ DIS		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable/disable the serial digital output stage.
				When SDO_EN/DIS is LOW, the serial digital output signals, SDO ar SDO, are both pulled HIGH.
				When SDO_EN/DIS is HIGH, the serial digital output signals, SDO ar SDO, are enabled.
J3	AOUT_1/2		Output	Serial Audio Output; Channels 1 and 2.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
J4	ACLK		Output	64fs sample clock for audio.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
J5	AOUT_5/6		Output	Serial Audio Output; Channels 5 and 6.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
J6, K6	XTAL2, XTAL1	,	Analog Input	Input connection for 27MHz crystal.
K2	STANDBY		Input	CONTROL SIGNAL INPUT
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				When this pin is set HIGH, the device is placed in a power-saving mode. No data processing occurs, and the digital I/Os are powered down.
				In this mode, the serial digital output signals, SDO and $\overline{\text{SDO}}$, are both pulled HIGH.
K3	AOUT_3/4		Output	Serial Audio Output; Channels 3 and 4.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.



Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
K4	AMCLK		Output	Oversampled master clock for audio (128fs, 256fs, 512fs selectable). Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
K5	AOUT_7/8		Output	Serial Audio Output; Channels 7 and 8. Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1: Absolute Maximum Ratings

Parameter	Value/Units
Supply Voltage, Digital Core (CORE_VDD)	-0.3V to +1.5V
Supply Voltage, Digital I/O (IO_VDD)	-0.3V to +4.0V
Supply Voltage, Analog 1.2V (PD_VDD, VCO_VDD)	-0.3V to +1.5V
Supply Voltage, Analog 3.3V (EQ_VDD, BUFF_VDD, A_VDD)	-0.3V to +4.0V
Input Voltage Range (digital inputs)	-2.0V to +5.25V
Ambient Operating Temperature (T _A)	-40°C ≤ T _A ≤ 95°C
Storage Temperature (T _{STG})	-40°C ≤ T _{STG} ≤ 125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	2kV

NOTES:

Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation under these conditions or at any other condition beyond those indicated in the AC/DC Electrical Characteristics sections is not implied.

2.2 Recommended Operating Conditions

Table 2-2: Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Operating Temperature Range, Ambient	T _A	-	-20	_	85	°C	_
Supply Voltage, Digital Core	CORE_VDD	_	1.14	1.2	1.26	V	=
Supply Voltage Digital I/O	IO VDD	1.8V mode	1.71	1.8	1.89	V	=
Supply Voltage, Digital I/O	IO_VDD	3.3V mode	3.13	3.3	3.47	V	=
Supply Voltage, PLL	PLL_VDD	_	1.14	1.2	1.26	V	-
Supply Voltage, VCO	VCO_VDD	_	_	0.7	=	V	1
Supply Voltage, Analog	A_VDD	_	3.13	3.3	3.47	V	2
Supply Voltage, Serial Digital Input	EQ_VDD	_	3.13	3.3	3.47	V	2
Supply Voltage, CD Buffer	BUFF_VDD	-	3.13	3.3	3.47	V	2

NOTES

^{2.} The 3.3V supplies must track the 3.3V supply of an external CD.



^{1.} This is 0.7V rather than 1.2V because there is a voltage drop across an external 105Ω resistor. See Typical Application Circuit on page 125.

2.3 DC Electrical Characteristics

Table 2-3: DC Electrical Characteristics

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
+1.2V Supply Current	I _{1V2}	10/20bit HD	-	170	220	mA	-
		10/20bit SD	-	140	185	mA	-
		DVB_ASI	-	130	170	mA	_
+1.8V Supply Current	I _{1V8}	10/20bit HD	-	15	21	mA	-
		10/20bit SD	-	4	7	mA	-
		DVB_ASI	-	4	6	mA	-
+3.3V Supply Current	I _{3V3}	10/20bit HD	-	110	135	mA	_
		10/20bit SD	-	90	100	mA	-
		DVB_ASI	-	90	95	mA	_
Total Device Power (IO_VDD = 1.8V)	P _{1D8}	10/20bit HD	-	480	590	mW	_
$(IO_VDD = 1.8V)$		10/20bit SD	-	420	520	mW	_
		DVB_ASI	-	410	500	mW	-
		Reset	_	390	_	mW	-
		Standby	_	23	45	mW	-
Total Device Power (IO_VDD = 3.3V)	P _{3D3}	10/20bit HD	_	570	730	mW	_
		10/20bit SD	_	460	560	mW	_
		DVB_ASI	_	440	540	mW	-
		Reset	_	410	_	mW	_
		Standby	_	23	45	mW	_
Digital I/O							
Input Logic LOW	V _{IL}	3.3V or 1.8V operation	IO_VSS -0.3	-	0.3 x IO_VDD	V	-
Input Logic HIGH	V _{IH}	3.3V or 1.8V operation	0.7 x IO_VDD	-	IO_VDD +0.3	V	-
Output Logic LOW	V	IOL = 5mA, 1.8V operation	-	-	0.2	V	
Output Logic LOW	V _{OL}	IOL = 8mA, 3.3V operation	-	-	0.4	V	_
Output Logic IIICII	V	IOH = 5mA, 1.8V operation	1.4	-	-	V	-
Output Logic HIGH	V_{OH}	IOH = 8mA, 3.3V operation	2.4	-	_	V	
Serial Input							
Serial Input Common Mode Voltage	-	75 Ω load	-	2.2	-	V	-
Serial Output							
Serial Output Common Mode Voltage	-	50Ω load	BUFF_VDD -(0.6/2)	BUFF_VDD -(0.45/2)	BUFF_VDD -(0.35/2)	V	-



Table 2-3: DC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter Symbol Con	nditions Min	Тур	Max	Units	Notes
----------------------	--------------	-----	-----	-------	-------

Notes:

The output drive strength of the digital outputs can be programmed through the host interface. please see Table 4-28: Video Core Configuration and Status Registers, register 06Dh for details.



2.4 AC Electrical Characteristics

Table 2-4: AC Electrical Characteristics

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions		Min	Тур	Max	Units	Notes
System								
Device Latency:		HD		79	-	83	PCLK	-
AUDIO_EN = 1, SMPTE mode, IOPROC_EN = 1	-	SD		50	-	59	PCLK	-
Device Latency:		HD		44	-	48	PCLK	_
AUDIO_EN = 0, SMPTE mode, IOPROC_EN = 1	_	SD		44	-	48	PCLK	-
Device Latency:		HD		33	-	36	PCLK	_
AUDIO_EN = 0, SMPTE mode, IOPROC_EN = 0	-	SD		32	_	35	PCLK	-
Device Latency:		HD		6	-	9	PCLK	-
AUDIO_EN = 0, SMPTE bypass, IOPROC_EN = 0	-	SD		5	-	9	PCLK	-
Device Latency: DVB-ASI	-	SD		12	_	16	PCLK	_
Reset Pulse Width	t _{reset}	_		1	_	-	ms	_
Parallel Output								
Parallel Clock Frequency	f _{PCLK}	_		13.5	-	148.5	MHz	_
Parallel Clock Duty Cycle	DC _{PCLK}	_		40	-	60	%	-
Output Data Hold Time (1.8V)	t _{oh}	HD 10-bit	DBUS	1.0	-	-	ns	1
		6pF Cload	STAT	1.0	-	-	ns	1
		HD 20-bit	DBUS	1.0	-	-	ns	1
		6pF Cload	STAT	1.0	-	-	ns	1
		SD 10-bit	DBUS	19.4	-	-	ns	1
		6pF Cload	STAT	19.4	-	-	ns	1
		SD 20-bit	DBUS	38.0	-	_	ns	1
		6pF Cload	STAT	38.0	-	_	ns	1



Table 2-4: AC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Condit	ions	Min	Тур	Max	Units	Notes
Output Data Hold Time (3.3V)	t _{oh}	HD 10-bit	DBUS	1.0	_	-	ns	2
		6pF Cload	STAT	1.0	-	-	ns	2
		HD 20-bit	DBUS	1.0	-	-	ns	2
		6pF Cload	STAT	1.0	-	-	ns	2
		SD 10-bit	DBUS	19.4	-	-	ns	2
		6pF Cload	STAT	19.4	-	-	ns	2
		SD 20-bit	DBUS	38.0	-	-	ns	2
		6pF Cload	STAT	38.0	-	-	ns	2
Output Data Delay Time (1.8V)	t _{od}	HD 10-bit	DBUS	-	-	3.7	ns	3
		15pF Cload	STAT	-	-	4.4	ns	3
		HD 20-bit	DBUS	-	-	3.7	ns	3
		15pF Cload	STAT	-	-	4.4	ns	3
		SD 10-bit 15pF Cload	DBUS	-	-	22.2	ns	3
			STAT	-	-	22.2	ns	3
		SD 20-bit	DBUS	-	-	41.0	ns	3
		15pF Cload	STAT	-	-	41.0	ns	3
Output Data Delay Time (3.3V)	t _{od}	HD 10-bit	DBUS	-	-	3.7	ns	4
		15pF Cload	STAT	-	-	4.1	ns	4
		HD 20-bit	DBUS	-	-	3.7	ns	4
		15pF Cload	STAT	-	-	4.1	ns	4
		SD 10-bit	DBUS	-	-	22.2	ns	4
		15pF Cload	STAT	-	-	22.2	ns	4
		SD 20-bit	DBUS	-	-	41.0	ns	4
		15pF Cload	STAT	-	-	41.0	ns	4
Output Data Rise/Fall Time (1.8V)	t _r /t _f	All modes 6pF Cload	STAT	-	-	0.4	ns	1
		opr Cload	DBUS	-	-	0.4	ns	1
			AUDIO	-	-	0.6	ns	1
		All modes	STAT	-	-	1.5	ns	3
		15pF Cload	DBUS	-	-	1.4	ns	3
			AUDIO	_	-	2.3	ns	3



Table 2-4: AC Electrical Characteristics (Continued)

 $\label{prop:conditions} \textbf{Guaranteed over recommended operating conditions unless otherwise noted.}$

Parameter	Symbol Condition		ions	Min	Тур	Max	Units	Notes
Output Data Rise/Fall Time (3.3V)	t _r /t _f	All modes	STAT	-	_	0.5	ns	2
		6pF Cload	DBUS	_	_	0.4	ns	2
			AUDIO	-	-	0.6	ns	2
		All modes	STAT	-	-	1.6	ns	4
		15pF Cload	DBUS	-	-	1.4	ns	4
			AUDIO	-	-	2.2	ns	4
Serial Digital Input								
Serial Input Data Rate	DR _{SDI}	-		0.27	-	1.485	Gb/s	_
Serial Input Voltage Swing	ΔV_{SDI}	T _A =25°C, differential, 270Mb/s & 1.485Gb/s		720	800	950	mV _{p-p}	6
Ashiovahla Cahla Langth		Belden 1694A cable, HD		210	230	-	m	-
Achievable Cable Length	_	Belden 1694A cable, SD		400	440	-	m	-
Input Return Loss	-	single ended		15	21	-	dB	7
Input Resistance	-	single ended		-	1.52	-	kΩ	-
Input Capacitance	-	single ended		-	1	-	рF	-
Serial Digital Output								
Serial Output Data Rate	DR _{SDO}	-		0.27	-	1.485	Gb/s	_
Serial Output Swing	ΔV_{SDO}	Differential w load	ith 100Ω	320	-	600	mVp-p	-
Serial Output Rise Time 20% ~ 80%	tr _{SDO}	-		-	-	180	ps	-
Serial Output Fall Time 20% ~ 80%	tf _{SDO}	-		-	_	180	ps	-
Serial Output Jitter with loop-through mode	t _{OJ}	HD, PRBS23, B 1694A cable, 2		-	-	100	ps	-
		SD, PRBS23, B 1694A cable, 4		-	-	470	ps	-
Serial Output Duty Cycle	DCD _{SDD}	HD		-	10	-	ps	-
Distortion		SD		-	20	-	ps	-
Synchronous lock time	-	-		-	-	25	μs	-
Asynchronous lock time	-	-		0.1	-	20	ms	-
Lock time from power-up	-	After 20 mi -20°		-	-	5	s	-



Table 2-4: AC Electrical Characteristics (Continued)

Guaranteed over recommended operating conditions unless otherwise noted.

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
GSPI							
GSPI Input Clock Frequency	f _{SCLK}	50% levels	-	-	60	MHz	5
GSPI Input Clock Duty Cycle	DC _{SCLK}	3.3V or 1.8V operation	40	50	60	%	5
GSPI Input Data Setup Time	-	•	1.5	-	-	ns	5
GSPI Input Data Hold Time	-		1.5	_	-	ns	5
GSPI Output Data Hold Time	-	-	1.5	-	-	ns	5
CS low before SCLK rising edge	-	50% levels 3.3V or 1.8V operation	1.5	-	-	ns	5
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - write cycle	-	50% levels 3.3V or 1.8V operation	37.1	-	-	ns	5
Time between end of command word (or data in Auto-Increment mode) and the first SCLK of the following data word - read cycle	-	50% levels 3.3V or 1.8V operation	148.4	-	-	ns	5
CS high after SCLK falling edge	-	50% levels 3.3V or 1.8V operation	37.1	-	-	ns	5

Notes:

- 1. 1.89V and 0°C.
- 2. 3.47V and 0°C.
- 3. 1.71V and 85°C
- 4. 3.13V and 85°C
- 5. Timing parameters defined in Section 4.19.3
- 6. 0m cable length
- 7. Tested on a GS1671 board from 5MHz to 1.485GHz.



3. Input/Output Circuits




Figure 3-1: Digital Input Pin with Schmitt Trigger (20BIT/10BIT, AUDIO_EN/DIS, CS_TMS, SW_EN, IOPROC_EN/DIS, JTAG/HOST, RC_BYP, RESET_TRST, SCLK_TCK, SDIN_TDI, SDO_EN/DIS, STANDBY, TIM_861)




Figure 3-2: Bidirectional Digital Input/Output Pin - Configured to Output unless in Reset Mode. (ACLK, AMCLK, AOUT_1/2, AOUT_3/4, AOUT_5/6, AOUT_7/8, DVB_ASI, SMPTE_BYPASS, WCLK)




Figure 3-3: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output unless in Reset Mode; in which case they are high-impedance. The drive strength can be set by writing to address 06Dh in the host interface register. (DOUT0, DOUT1, DOUT2, DOUT3, DOUT4, DOUT5, DOUT6, DOUT7, DOUT8, DOUT9, SDOUT_TDO, STAT0, STAT1, STAT2, STAT3, STAT4, STAT5, XTAL_OUT, DOUT10, DOUT11, DOUT12, DOUT13, DOUT14, DOUT15, DOUT16, DOUT17, DOUT18, DOUT19, PCLK)




Figure 3-4: XTAL1/XTAL2/XTAL-OUT




Figure 3-5: VBG






Figure 3-6: LB_CONT




Figure 3-7: Loop Filter




Figure 3-8: SDO/SDO




Figure 3-9: Equalizer Input Equivalent Circuit