

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# **HD/SD-SDI Serializer with Complete SMPTE Audio & Video Support**

#### **Key Features**


- Operation at 1.485Gb/s, 1.485/1.001Gb/s, and 270Mb/s
- Supports SMPTE ST 292, SMPTE ST 259-C, and DVB-ASI
- Integrated Cable Driver
- Integrated, low-noise VCO
- Integrated Narrow-Bandwidth PLL
- Integrated Audio Embedder for up to 8 channels of 48kHz audio
- · Ancillary data insertion
- Parallel data bus selectable as either 20-bit or 10-bit
- SMPTE video processing including TRS calculation and insertion, line number calculation and insertion, line based CRC calculation and insertion, illegal code re-mapping, SMPTE ST 352 payload identifier generation and insertion
- GSPI host interface
- +1.2V digital core power supply, +1.2V and +3.3V analog power supplies, and selectable +1.8V or +3.3V I/O power supply
- -20°C to +85°C operating temperature range
- Low power operation (typically at 350mW, including Cable Driver)
- Small 11mm x 11mm 100-ball BGA package
- · Pb-free and RoHS compliant

#### **Applications**


Application: 1080p 30 Camera/Camcorder




#### Application: Multi-format Audio Embedded Module




Application: Multi-format Digital VTR/Video Server



Application: Multi-format Presentation Switcher (Output Stage)



Application: HD-SDI Test Signal Generator



#### **Description**

The GS1672 is a complete SDI Transmitter, generating a SMPTE ST 292, SMPTE ST 259-C, or DVB-ASI compliant serial digital output signal.

The integrated narrow BW PLL allows the device to accept parallel clocks with high input jitter, and still provide a SMPTE compliant serial digital output.

The device can operate in four basic user selectable modes: SMPTE mode, DVB-ASI mode, Data-Through mode, or Standby mode.


In DVB-ASI mode, the device will perform 8b/10b encoding prior to transmission.

In Data-Through mode, all SMPTE and DVB-ASI processing is disabled. The device can be used as a simple parallel to serial converter.

The device can also operate in a lower power Standby mode. In this mode, no signal is generated at the output.

The GS1672 integrates a fully SMPTE-compliant Cable Driver for SMPTE ST 259-C and SMPTE ST 292 interfaces. It features automatic dual slew-rate selection, depending on HD or SD operational requirements.

In accordance with SMPTE ST 272 and SMPTE ST 299, up to eight channels (two audio groups) of serial digital audio may be embedded into the video data stream. The input audio signal formats supported by the device include AES/EBU, I<sup>2</sup>C and serial audio. 16, 20, and 24-bit audio formats are supported at 48kHz synchronous for SD modes and 48kHz synchronous or asynchronous in HD modes.



**GS1672 Functional Block Diagram** 

### **Revision History**

Version	ECO	PCN	Date	Changes and/or Modifications
8	025654		August 2015	Updated Table 2-4: AC Electrical Characteristics.
7	014806	-	September 2013	Updates throughout the document.
6	156652	-	July 2011	Correction to the Typical Application Circuit.
5	155608	-	January 2011	Clarified the function of the ACS_REGEN bit in Section 4.7.10 Audio Channel Status.
4	155080	56060	October 2010	Revised power rating in standby mode. Documented CSUM behaviour in Section 4.8, Section 4.9.3 and Video Core Configuration and Status Registers.
3	153743	-	March 2010	Correction to ANC Data Insertion addresses 040h - 13Fh in Table 4-34: Video Core Configuration and Status Registers. Changed Reset Pulse width from 10ms to 1ms in Table 2-4: AC Electrical Characteristics and 4.18 Device Reset. Changed Pin E4 to IO_GND.
2	153550	-	January 2010	Removed VCO Supply Voltage from Table 2-2: Recommended Operating Conditions, and revised VCO_VDD Pin Description in Table 1-1: Pin Descriptions.
1	153472	-	January 2010	Converted to Data Sheet.
0	153211	-	November 2009	Converted to Preliminary Data Sheet. Changed pin E4 to RSV in Pin Assignment, Pin Descriptions and Typical Application Circuit.
А	152842	-	October 2009	New Document.

#### **Contents**

Key Features	1
Applications	1
Description	2
Revision History	3
1. Pin Out	9
1.1 Pin Assignment	9
1.2 Pin Descriptions	10
2. Electrical Characteristics	19
2.1 Absolute Maximum Ratings	19
2.2 Recommended Operating Conditions	19
2.3 DC Electrical Characteristics	20
2.4 AC Electrical Characteristics	21
3. Input/Output Circuits	24
4. Detailed Description	26
4.1 Functional Overview	26
4.2 Parallel Data Inputs	26
4.2.1 Parallel Input in SMPTE Mode	28
4.2.2 Parallel Input in DVB-ASI Mode	28
4.2.3 Parallel Input in Data-Through Mode	29
4.2.4 Parallel Input Clock (PCLK)	29
4.3 SMPTE Mode	30
4.3.1 H:V:F Timing	30
4.3.2 CEA 861 Timing	31
4.4 DVB-ASI Mode	38
4.5 Data-Through Mode	38
4.6 Standby Mode	38
4.7 Audio Embedding	
4.7.1 Serial Audio Data Inputs	39
4.7.2 Serial Audio Data Format Support	
4.7.3 HD Mode	42
4.7.4 SD Mode	42
4.7.5 Audio Embedding Operating Modes	
4.7.6 Audio Packet Detection	43
4.7.7 Audio Packet Deletion	44
4.7.8 Audio Packet Detection and Deletion	44
4.7.9 Audio Mute (Default Off)	
4.7.10 Audio Channel Status	45
4.7.11 Audio Crosspoint	
4.7.12 Audio Word Clock	
4.7.13 Channel & Group Activation	
4.7.14 Audio FIFO - SD	
4.7.15 Audio FIFO - HD	
4.7.16 Five-frame Sequence Detection - SD	49

www.semtech.com

4.7.17 Frame Sequence Detection - HD	52
4.7.18 ECC Error Detection and Correction	53
4.7.19 Audio Control Packet Insertion - SD	53
4.7.20 Audio Control Packet Insertion - HD	54
4.7.21 Audio Data Packet Insertion	55
4.7.22 Audio Interrupt Control	56
4.8 ANC Data Insertion	56
4.8.1 ANC Insertion Operating Modes	57
4.8.2 HD ANC Insertion	58
4.8.3 SD ANC Insertion	59
4.9 Additional Processing Functions	60
4.9.1 Video Format Detection	60
4.9.2 ANC Data Blanking	62
4.9.3 ANC Data Checksum Calculation and Insertion	63
4.9.4 TRS Generation and Insertion	63
4.9.5 HD Line Number Calculation and Insertion	63
4.9.6 Illegal Code Re-Mapping	64
4.9.7 SMPTE ST 352 Payload Identifier Packet Insertion	64
4.9.8 Line Based CRC Generation and Insertion (HD)	64
4.9.9 EDH Generation and Insertion	65
4.9.10 HD HANC Space Considerations when Embedding Audio	66
4.9.11 Processing Feature Disable	67
4.10 ST 352 Data Extraction	68
4.11 Serial Clock PLL	69
4.11.1 PLL Bandwidth	69
4.11.2 Lock Detect	70
4.12 Serial Digital Output	71
4.12.1 Output Signal Interface Levels	72
4.12.2 Overshoot/Undershoot	72
4.12.3 Slew Rate Selection	73
4.12.4 Serial Digital Output Mute	73
4.13 GSPI Host Interface	73
4.13.1 Command Word Description	74
4.13.2 Data Read or Write Access	75
4.13.3 GSPI Timing	75
4.14 Host Interface Register Maps	78
4.14.1 Video Core Registers	78
4.14.2 SD Audio Core	88
4.14.3 HD Audio Core Registers	100
4.15 JTAG ID Codeword	109
4.16 JTAG Test Operation	109
4.17 Device Power-Up	109
4.18 Device Reset	110
5. Application Reference Design	111
5.1 Typical Application Circuit	111
6. References & Relevant Standards	112

7. Package & Ordering Information	113
7.1 Package Dimensions	113
7.2 Packaging Data	114
7.3 Marking Diagram	114
7.4 Solder Reflow Profiles	115
7.5 Ordering Information	115

### **List of Figures**

Figure 1-1: Pin Assignment	9
Figure 3-1: Differential Output Stage (SDO/SDO)	
Figure 3-2: Digital Input Pin (20bit/10bit, ANC_BLANK, DETECT_TRS, DVB_ASI, RATE_SEL, SMPTE_BYPASS, TIM_861, F/DE, H/HSYNC, PCLK, V/VSYNC)	. 24
Figure 3-3: Digital Input Pin with Schmitt Trigger (RESET)	. 24
Figure 3-4: Digital Input Pin with weak pull-down - maximum pull-down current <110μA (JTAG/HOST, STANDBY, SCLK_TCK, SDIN_TDI, TCK, TDI)	. 24
Figure 3-5: Digital Input Pin with weak pull-up - maximum pull-up current <110μA (ACLK1, ACLK2, AIN_7/8, AIN_5/6, AIN_3/4, AIN_1/2, CS_TMS, GRP1_EN/DIS, GRP2_EN/DIS, IOPROC_EN/DIS, SDO_EN/DIS, TMS, WCLK1, WCLK2)	. 25
Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to input at all times except in test mode. (DIN0, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN1)	. 25
Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output at all times except in reset mode. (LOCKED, AUDIO_INT, SDOUT_TDO, TDO)	. 25
Figure 3-8: VBG	
Figure 3-9: Loop Filter	
Figure 4-1: GS1672 Video Host Interface Timing Diagrams	
Figure 4-2: H:V:F Input Timing - HD 20-bit Input Mode	
Figure 4-3: H:V:F Input Timing - HD 10-bit Input Mode	
Figure 4-4: H:V:F Input Timing - SD 20-bit Mode	
Figure 4-5: H:V:F Input Timing - SD 10-bit Mode	
Figure 4-6: H:V:DE Input Timing 1280 x 720p @ 59.94/60 (Format 4)	
Figure 4-7: H:V:DE Input Timing 1920 x 1080i @ 59.94/60 (Format 5)	
Figure 4-8: H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)	
Figure 4-9: H:V:DE Input Timing 1280 x 720p @ 50 (Format 19)	
Figure 4-10: H:V:DE Input Timing 1920 x 1080i @ 50 (Format 20)	
Figure 4-11: H:V:DE Input Timing 720 (1440) x 576 @ 50 (Format 21&22)	
Figure 4-12: H:V:DE Input Timing 1920 x 1080p @ 23.94/24 (Format 32)	
Figure 4-13: H:V:DE Input Timing 1920 x 1080p @ 25 (Format 33)	
Figure 4-14: H:V:DE Input Timing 1920 x 1080p @ 29.97/30 (Format 34)	
Figure 4-15: ACLK to Data and Control Signal Input Timing	
Figure 4-16: I <sup>2</sup> S Audio Input Format	
Figure 4-17: AES/EBU Audio Input Format	
Figure 4-18: Serial Audio, Left Justified, MSB First	
Figure 4-19: Serial Audio, Left Justified, LSB First	
Figure 4-20: Serial Audio, Right Justified, MSB First	
Figure 4-21: Serial Audio, Right Justified, LSB First	
Figure 4-22: Ancillary Data Packet Placement Example for SD Mode	
Figure 4-23: ORL Matching Network, BNC, and Coaxial Cable Connection	
Figure 4-24: GSPI Application Interface Connection	
Figure 4-25: Command Word Format	
Figure 4-26: Data Word Format	
Figure 4-27: Write Mode	
Figure 4-28: Read Mode	. 76
Figure 4-29: GSPI Time Delay	. 76
Figure 4-30: Reset Pulse	
Figure 5-1: Typical Application Circuit	111
Figure 7-1: Package Dimensions	
Figure 7-2: Marking Diagram	
Figure 7-3: Pb-free Solder Reflow Profile	115

### **List of Tables**

Table 1-1: Pin Descriptions	10
Table 2-1: Absolute Maximum Ratings	19
Table 2-2: Recommended Operating Conditions	19
Table 2-3: DC Electrical Characteristics	20
Table 2-4: AC Electrical Characteristics	
Table 4-1: GS1672 Digital Input AC Electrical Characteristics	27
Table 4-2: GS1672 Input Video Data Format Selections	27
Table 4-3: GS1672 PCLK Input Rates	29
Table 4-4: CEA861 Timing Formats	32
Table 4-5: Serial Audio Input Pin Description	
Table 4-6: GS1672 Serial Audio Data Inputs - AC Electrical Characteristics	40
Table 4-7: Audio Input Formats	41
Table 4-8: GS1672 Audio Operating Mode Selection	
Table 4-9: GS1672 SD Audio Crosspoint Channel Selection	46
Table 4-10: Audio Source Host Interface Fields	46
Table 4-11: GS1672 SD Audio Buffer Size Selection	48
Table 4-12: GS1672 SD Audio Five Frame Sequence Sample Count	50
Table 4-13: GS1672 SD Audio Group 1 Audio Sample Distribution - 525 line	50
Table 4-14: GS1672 SD Audio Group 2 Audio Sample Distribution - 525 line	51
Table 4-15: GS1672 SD Audio Group 3 Audio Sample Distribution - 525 line	
Table 4-16: GS1672 SD Audio Group 4 Audio Sample Distribution - 525 line	
Table 4-17: GS1672 SD Audio Group 1 Audio Sample Distribution - 625 line	
Table 4-18: GS1672 SD Audio Group 2 Audio Sample Distribution - 625 line	
Table 4-19: GS1672 SD Audio Group 3 Audio Sample Distribution - 625 line	
Table 4-20: GS1672 SD Audio Group 4 Audio Sample Distribution - 625 line	
Table 4-21: Audio Interrupt Control – Host Interface Bit Description	
Table 4-22: Supported Video Standards	
Table 4-23: IOPROC Register Bits	
Table 4-24: SMPTE ST 352 Packet Data	
Table 4-25: PCLK and Serial Digital Clock Rates	
Table 4-26: GS1672 PLL Bandwidth	
Table 4-27: GS1672 Lock Detect Indication	
Table 4-28: Serial Digital Output - Serial Output Data Rate	
Table 4-29: R <sub>SET</sub> Resistor Value vs. Output Swing	
Table 4-30: Serial Digital Output - Overshoot/Undershoot	
Table 4-31: Serial Digital Output - Rise/Fall Time	
Table 4-32: GSPI Time Delay	
Table 4-33: GSPI AC Characteristics	
Table 4-34: Video Core Configuration and Status Registers	
Table 4-35: SD Audio Core Configuration and Status Registers	
Table 4-36: HD Audio Core Configuration and Status Registers	
Table 7-1: Packaging Data	
Table 7-2: Ordering Information	115

# 1. Pin Out

## 1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
Α	DIN17	DIN18	F/DE	H/HSYNC	CORE _VDD	PLL_ VDD	LF	VBG	RSV	A_VDD
В	DIN15	DIN16	DIN19	PCLK	CORE _GND	PLL_ VDD	VCO_ VDD	VCO_ GND	A_GND	A_GND
С	DIN13	DIN14	DIN12	V/VSYNC	CORE _GND	PLL_ GND	PLL_ GND	PLL_ GND	CD_GND	SDO
D	DIN11	DIN10	STANDBY	SDO_ EN/DIS	RSV	RSV	RSV	RSV	CD_GND	SDO
Е	CORE _VDD	CORE _GND	RATE_ SEL	IO_GND	CORE _GND	CORE _GND	TDI	TMS	CD_GND	CD_VDD
F	DIN9	DIN8	DETECT _TRS	RSV	CORE _GND	CORE _GND	RSV	TDO	CD_GND	RSET
G	IO_VDD	IO_GND	TIM_861	20bit/ 10bit	DVB_ASI	SMPTE_ BYPASS	IOPROC_ EN/DIS	RESET	CORE _GND	CORE _VDD
Н	DIN7	DIN6	ANC_ BLANK	LOCKED	GRP2_EN /DIS	GRP1_EN /DIS	AUDIO_ INT	JTAG/ HOST	IO_GND	IO_VDD
J	DIN5	DIN4	DIN1	AIN_5/6	WCLK2	AIN_1/2	WCLK1	TCK	SDOUT_ TDO	SCLK_ TCK
K	DIN3	DIN2	DIN0	AIN_7/8	ACLK2	AIN_3/4	ACLK1	CORE _VDD	CS_ TMS	SDIN_ TDI

Figure 1-1: Pin Assignment

# **1.2 Pin Descriptions**

**Table 1-1: Pin Descriptions** 

Pin Number	Name	Timing	Туре	Description	
B3, A2, A1, B2, B1, C2, C1, C3, D1, D2	DIN[19:10]			•	Logic parameters in the DC Electrical logic level threshold and compatibility.
			Input	20-bit mode 20BIT/10BIT = HIGH	Luma data input in SMPTE mode (SMPTE_BYPASS = HIGH) Data input in data through mode (SMPTE_BYPASS = LOW)
				10-bit mode 20BIT/ <del>10BIT</del> = LOW	Multiplexed Luma and Chroma data input in SMPTE mode (SMPTE_BYPASS = HIGH)
					Data input in data through mode (SMPTE_BYPASS = LOW)
					DVB-ASI data input in DVB-ASI mode (SMPTE_BYPASS = LOW) (DVB_ASI = HIGH)
				Parallel data timing.	
		Synch- ronous with PCLK		-	Logic parameters in the DC Electrical logic level threshold and compatibility.
А3	F/DE		Input	DETECT_TRS is set LOW. TRS signals for the entire (IOPROC_EN/DIS must a The F signal should be s should be set LOW for a progressive scan system	et HIGH for the entire period of field 2 and Il lines in field 1 and for all lines in
				DETECT_TRS is LOW. DE blanking. See Section 4.	indicate the active video period when is HIGH for active data and LOW for and Section 4.3.2 for timing details.  When DETECT_TRS = HIGH.

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description	
				Parallel data timing.	
	H/HSYNC	Synch- ronous with	Input	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.	
A4				TIM_861 is LOW: The H signal is used to indicate the portion of the video line containing active video data, when DETECT_TRS is set LOW.	
				Active Line Blanking The H signal should be LOW for the active portion of the video line. The signal goes LOW at the first active pixel of the line, and then goes HIGH after the last active pixel of the line. The H signal should be set HIGH for the entire horizontal blanking period, including both EAV and SAV TRS words, and LOW otherwise.	
		PCLK		TRS Based Blanking (H_CONFIG = 1 <sub>h</sub> )	
				The H signal should be set HIGH for the entire horizontal blanking period as indicated by the H bit in the received TRS ID words, and LOW otherwise.	
				TIM_861 = HIGH: The HSYNC signal indicates horizontal timing. See Section 4.3.	
				When DETECT_TRS is HIGH, this pin is ignored at all times. If DETECT_TRS is set HIGH and TIM_861 is set HIGH, the DETECT_TRS feature will take priority.	
A5, E1, G10, K8	CORE_VDD Input P		Input Power	Power supply connection for digital core logic. Connect to +1.2V DC digital.	
A6, B6	PLL_VDD		Input Power	Power supply pin for PLL. Connect to +1.2V DC analog.	
A7	LF		Analog Output	Loop Filter component connection.	
A8	VBG		Output	Bandgap voltage filter connection.	
A9, D6, D7, D8, F4	RSV		_	These pins are reserved and should be left unconnected.	
A10	A_VDD		Input Power	VDD for sensitive analog circuitry. Connect to +3.3VDC analog.	
				Parallel data bus clock.	
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.	
				HD 20-bit mode PCLK @ 74.25MHz	
B4	PCLK		Input	HD 10-bit mode PCLK @ 148.5MHz	
				SD 20-bit mode PCLK @ 13.5MHz	
				SD 10-bit mode PCLK @ 27MHz	
			•	DVB-ASI mode PCLK @ 27MHz	
B5, C5, E2, E5, E6, F5, F6, G9	CORE_GND		Input Power	GND connection for digital logic. Connect to digital GND.	

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description
В7	VCO_VDD		Input Power	Power pin for the VCO. Connect to a $+1.2V\pm5\%$ analog supply, followed by a RC filter (see Typical Application Circuit on page 111). A $105\Omega$ 1% resistor must be used in the RC filter circuit. VCO_VDD is nominally 0.7V.
B8	VCO_GND		Input Power	Ground connection for VCO. Connect to analog GND.
B9, B10	A_GND		Input Power	GND pins for sensitive analog circuitry. Connect to analog GND.
C4	V/VSYNC	Synch- ronous	Input	Parallel data timing.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  TIM_861 = LOW:  The V signal is used to indicate the portion of the video field/frame that is used for vertical blanking, when DETECT_TRS is set LOW.  The V signal should be set HIGH for the entire vertical blanking
C4	v,vsinc	with PCLK		period and should be set LOW for all lines outside of the vertical blanking interval.  The V signal is ignored when DETECT_TRS = HIGH.  TIM_861 = HIGH:  The VSYNC signal indicates vertical timing. See Section 4.3 for timing details.  The VSYNC signal is ignored when DETECT_TRS = HIGH.
C6, C7, C8	PLL_GND		Input Power	Ground connection for PLL. Connect to analog GND.
C9, D9, E9, F9	CD_GND		Input Power	Ground connection for the serial digital cable driver. Connect to analog GND.
C10, D10	SDO, <del>SDO</del>		Output	Serial Data Output Signal.  Serial digital output signal operating at 1.485Gb/s, 1.485 /1.001Gb/s, or 270Mb/s.  The slew rate of the output is automatically controlled to meet SMPTE ST 292 and SMPTE ST 259-C specifications according to the setting of the RATE_SEL pin.
D3	STANDBY		Input	Power Down input. HIGH to power down device.
D4	SDO_EN/ <del>DIS</del>		Input	Control signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable or disable the serial digital output stage.  When SDO_EN/DIS is LOW, the serial digital output signals SDO and SDO are disabled and become high impedance.  When SDO_EN/DIS is HIGH, the serial digital output signals SDO and SDO are enabled.
D5, F7	RSV			These pins are reserved and should be connected to CORE_GND.

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing Type	Description	
				Logic parameters in the DC Electrical logic level threshold and compatibility. perating data rate.
E3	RATE_SEL	Input	RATE_SEL	Data Rate
		·	0	1.485 or 1.485/1.001Gb/s
			1	270Mb/s
E7	TDI	Input	Characteristics table for Dedicated JTAG pin. Test data in.	nput. Logic parameters in the DC Electrical logic level threshold and compatibility.  ITAG test data into the device when the
E8	TMS	Input	Characteristics table for Dedicated JTAG pin. Test mode start. This pin is JTAG Test Mod	Logic parameters in the DC Electrical logic level threshold and compatibility.  de Start, used to control the operation of the
	CD VDD	Input Power	JTAG test when the JTAG	
E10	CD_VDD	Input Power		tal cable driver. Connect to +3.3V DC analog.
				Logic parameters in the DC Electrical logic level threshold and compatibility. ns are not used.
F1, F2, H1, H2, J1, J2, K1, K2, J3, K3	DIN[9:0]	Input	20-bit mode 20BIT/10BIT = HIGH	Chroma data input in SMPTE mode  SMPTE_BYPASS = HIGH  DVB_ASI = LOW  Data input in data through mode  SMPTE_BYPASS = LOW  DVB_ASI = LOW  Not Used in DVB-ASI mode  SMPTE_BYPASS = LOW  DVB_ASI = HIGH
			10-bit mode $20BIT/\overline{10BIT} = LOW$	High impedance.

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing Type	Description
			Control signal input.
			Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
F3	DETECT_TRS	Input	Used to select external HVF timing mode or TRS extraction timing mode.
13	DETECT_INS	трис	When DETECT_TRS is LOW, the device extracts all internal timing from the supplied H:V:F or CEA-861 timing signals, dependent on the status of the TIM861 pin.
			When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.
			Communication signal output.
			Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
F8	TDO	Output	Dedicated JTAG pin.
			JTAG Test Data Output.
			This pin is used to shift results from the device when the JTAG/HOST pin is LOW.
F10	RSET	Input	An external 1% resistor connected to this input is used to set the SDO/SDO output signal amplitude.
G1, H10	IO_VDD	Input Power	Power connection for digital I/O. Connect to $+3.3V$ or $+1.8V$ DC digital.
E4, G2, H9	IO_GND	Input Power	Ground connection for digital I/O. Connect to digital GND.
			Control signal input.
			Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
			Used to select external CEA-861 timing mode.
G3	TIM_861	Input	When DETECT_TRS is LOW and TIM-861 is LOW, the device extracts all internal timing from the supplied H:V:F timing signals.
			When DETECT_TRS is LOW and TIM-861 is HIGH, the device extracts all internal timing from the supplied HSYNC, VSYNC, DE timing signals.
			When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.
			Control signal input.
G4	20BIT/10BIT	Input	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to select the input bus width.

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description
G5	DVB_ASI		Input	Control signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable/disable the DVB-ASI data transmission.  When DVB_ASI is set HIGH and SMPTE_BYPASS is set LOW, then the device will carry out DVB-ASI word alignment, I/O processing and transmission.  When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in data-through mode.
G6	SMPTE_BYPASS		Input	Control signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable / disable all forms of encoding / decoding, scrambling and EDH insertion.  When set LOW, the device operates in data through mode (DVB_ASI= LOW), or in DVB-ASI mode (DVB_ASI= HIGH).  No SMPTE scrambling takes place and none of the I/O processing features of the device are available when SMPTE_BYPASS is set LOW. When set HIGH, the device carries out SMPTE scrambling and I/O processing.
G7	IOPROC_EN/ <del>DIS</del>		Input	Control signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to enable or disable the I/O processing features.  When IOPROC_EN/DIS is HIGH, the I/O processing features of the device are enabled. When IOPROC_EN/DIS is LOW, the I/O processing features of the device are disabled.  Only applicable in SMPTE mode.
G8	RESET		Input	Control signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Used to reset the internal operating conditions to default settings and to reset the JTAG sequence.  Normal mode (JTAG/HOST = LOW).  When LOW, all functional blocks will be set to default conditions and all input and output signals become high-impedance.  When HIGH, normal operation of the device resumes.  JTAG test mode (JTAG/HOST = HIGH).  When LOW, all functional blocks will be set to default and the JTAG test sequence will be reset.  When HIGH, normal operation of the JTAG test sequence resumes.

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description
				Control signal input.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
НЗ	ANC_BLANK		Input	When ANC_BLANK is LOW, the Luma and Chroma input data is set to the appropriate blanking levels during the H and V blanking intervals.
				When $\overline{\text{ANC\_BLANK}}$ is HIGH, the Luma and Chroma data pass through the device unaltered.
				Only applicable in SMPTE mode.
				Status signal output.
			Output	Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
H4	LOCKED	LOCKED		PLL lock indication.
				HIGH indicates PLL is locked.
				LOW indicates PLL is not locked.
H5	GRP2_EN/DIS		Input	Enables Audio Group 2 embedding. Set HIGH to enable.
H6	GRP1_EN/DIS		Input	Enables Audio Group 1 embedding. Set HIGH to enable.
				Status signal output.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Summary Interrupt from Audio Processing.
				This signal is set HIGH by the device to indicate a problem with the audio processing which requires the Host processor to interrogate the interrupt status registers.
H7	AUDIO_INT		Output	$IO_VDD = +3.3V$
				Drive Strength = 8mA
				IO_VDD = +1.8V Drive Strength = 4mA
				<b>Note:</b> By default, out of reset, the AUDIO_INT pin will output the HD_AUDIO_CLOCK, rather than the audio interrupt signal. In order to output the interrupt flags from the audio core as intended, the user must write 0001h to register 0232h.
				Control signal input.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
H8	JTAG/ <del>HOST</del>		Input	Used to select JTAG test mode or host interface mode.
	2 12/1.100			When JTAG/ $\overline{\text{HOST}}$ is HIGH, the host interface port is configured for JTAG test.
				When JTAG/HOST is LOW, normal operation of the host interface port resumes and the separate JTAG pins become the JTAG port.
J4	AIN_5/6		Input	Serial Audio Input; Channels 5 and 6.
J5	WCLK2		Input	48kHz Word Clock associated with AIN_5/6 and AIN_7/8 (channels 5, 6, 7, and 8).

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description	
J6	AIN_1/2		Input	Serial Audio Input; Channels 1 and 2.	
J7	WCLK1		Input	48kHz Word Clock associated with AIN_1/2 and AIN_3/4 (channels 1 2, 3, and 4).	
				Communication signal input.	
J8	TCK		Input	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  JTAG Serial Data Clock Signal.	
				This pin is the JTAG clock when the JTAG/ $\overline{\text{HOST}}$ pin is LOW.	
				Communication signal output.	
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.	
				Shared JTAG/HOST pin. Provided for compatibility with the GS1582. Serial Data Output/Test Data Output.	
					Host Mode (JTAG/HOST = LOW) This pin operates as the host interface serial output, used to read status and configuration information from the internal registers of the device.
J9	SDOUT_TDO	JI_IDO	Output	JTAG Test Mode (JTAG/ $\overline{\text{HOST}}$ = HIGH) This pin is used to shift test results and operates as the JTAG test data output, TDO (for new designs, use the dedicated JTAG port).	
				<b>Note:</b> If the host interface is not being used leave this pin unconnected. $IO_VDD = +3.3V$	
				Drive Strength = 12mA	
				IO_VDD = +1.8V Drive Strength = 4mA	
				Communication signal input.	
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.	
				Shared JTAG/HOST pin. Provided for pin compatibility with GS1582	
				Serial data clock signal.  Host Mode (JTAG/ <del>HOST</del> = LOW)	
J10	SCLK_TCK		Input	SCLK_TCK operates as the host interface burst clock, SCLK. Command and data read/write words are clocked into the device synchronously with this clock.	
				JTAG Test Mode (JTAG/HOST = HIGH) This pin is the TEST MODE START pin, used to control the operation of the JTAG test clock, TCK (for new designs, use the dedicated JTAG port).	
				<b>Note:</b> If the host interface is not being used, tie this pin HIGH.	
K4	AIN_7/8		Input	Serial Audio Input; Channels 7 and 8.	
K5	ACLK2		Input	64 x WCLK associated with AIN_5/6 and AIN_7/8 (channels 5, 6, 7, and 8).	
K6	AIN_3/4		Input	Serial Audio Input; Channels 3 and 4.	

**Table 1-1: Pin Descriptions (Continued)** 

Pin Number	Name	Timing	Туре	Description
K7	ACLK1		Input	64 x WCLK associated with AIN_1/2 and AIN_3/4 (channels 1, 2, 3, and 4).
К9	ĊS_TMS		Input	Communication signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Chip select/test mode start.  JTAG Test mode (JTAG/HOST = HIGH)  CS_TMS operates as the JTAG test mode start, TMS, used to control the operation of the JTAG test, and is active HIGH (for new designs, use the dedicated JTAG port).  Host mode (JTAG/HOST = LOW), CS_TMS operates as the host interface Chip Select, CS, and is active LOW.
K10	SDIN_TDI		Input	Communication signal input.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  Shared JTAG/HOST pin. Provided for pin compatibility with GS1582.  Serial data in/test data in.  In JTAG mode, this pin is used to shift test data into the device (for new designs, use the dedicated JTAG port).  In host interface mode, this pin is used to write address and configuration data words into the device.

### 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings** 

Parameter	Value/Units
Supply Voltage, Digital Core (CORE_VDD)	-0.3V to +1.5V
Supply Voltage, Digital I/O (IO_VDD)	-0.3V to +3.6V
Supply Voltage, Analog +1.2V (PLL_VDD, VCO_VDD)	-0.3V to +1.5V
Supply Voltage, Analog +3.3V (CD_VDD, A_VDD)	-0.3V to +3.6V
Input Voltage Range (digital inputs)	-2.0V to +5.25V
Temperature Range	-40°C to +85°C
Storage Temperature Range	-40°C to +125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	2kV

**Note:** Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in Table 2-1 is not implied.

### 2.2 Recommended Operating Conditions

**Table 2-2: Recommended Operating Conditions** 

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Operating Temperature Range, Ambient	T <sub>A</sub>	-	-20	-	85	°C	-
Supply Voltage, Digital Core	CORE_VDD	-	1.14	1.2	1.26	V	-
Supply Voltage, Digital I/O	IO VDD -	+1.8V mode	1.71	1.8	1.89	V	-
Supply Voltage, Digital 1/O	10_100 =	+3.3V mode	3.13	3.3	3.47	V	-
Supply Voltage, PLL	PLL_VDD	-	1.14	1.2	1.26	V	-
Supply Voltage, Analog	A_VDD	_	3.13	3.3	3.47	V	-
Supply Voltage, CD	CD_VDD	_	3.13	3.3	3.47	V	_
Operating Temperature Range	-	-	-20	-	85	°C	1
Functional Temperature Range	-	-	-40	-	85	°C	1

#### Note:

<sup>1.</sup> Operating Temperature Range guarantees the parameters given in the DC Electrical Characteristics and AC Electrical Characteristics. Functional Temperature Range guarantees a device start-up.

### 2.3 DC Electrical Characteristics

**Table 2-3: DC Electrical Characteristics** 

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
		10/20bit HD	-	100	160	mA	_
+1.2V Supply Current		10/20bit SD	-	75	120	mA	-
		DVB_ASI	_	75	120	mA	_
		10/20bit HD	-	15	32	mA	-
+1.8V Supply Current		10/20bit SD	_	3	10	mA	
		DVB_ASI	_	3	10	mA	-
		10/20bit HD	_	90	110	mA	_
+3.3V Supply Current		10/20bit SD	-	70	90	mA	_
		DVB_ASI	_	70	90	mA mW mW mW mW mW mW mW  mW	_
		10/20bit HD	-	350	510	mW	_
		10/20bit SD	-	300	450	mW	-
Total Device Power (IO_VDD = +1.8V)		DVB_ASI	_	300	450	mW	_
(IO_VDD = +1.8V)		Reset	-	200	_	mW	-
		Standby	-	110	180	mW mW mW mW	1
		10/20bit HD	-	420	550	mW	-
		10/20bit SD	-	320	450	mW	_
Total Device Power (IO_VDD = +3.3V)		DVB_ASI	-	320	450	mW	_
(IO_VDD = +3.5V)		Reset	-	230	_	mW	-
		Standby	_	110	180	mW	-
Digital I/O							
Input Logic LOW	V <sub>IL</sub>	+3.3V or +1.8V operation	IO_VSS-0.3	_	0.3 x IO_VDD	V	-
Input Logic HIGH	V <sub>IH</sub>	+3.3V or +1.8V operation	0.7 x IO_VDD	-	IO_VDD+0.3	V	-
Output Logic LOW	V <sub>OL</sub>	IOL=5mA, +1.8V operation	-	-	0.2	V	-
Output Logic LOW	VOL	IOL=8mA, +3.3V operation	-	-	0.4	V	-
Output Logic UICU	V.	IOH=-5mA, +1.8V operation	1.4	-	-	V	-
Output Logic HIGH	V <sub>OH</sub>	IOH=-8mA, +3.3V operation	2.4	-	-	V	-

#### **Table 2-3: DC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	onditions Min		Max	Units	Notes
Serial Output							
Serial Output Common Mode Voltage	V <sub>CMOUT</sub>	$75\Omega$ load, RSET = $750\Omega$ SD and HD mode	_	CD_VDD - V <sub>SDD/2</sub>	-	V	-

#### Note:

#### 2.4 AC Electrical Characteristics

**Table 2-4: AC Electrical Characteristics** 

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
	-	HD bypass (PCLK = 74.25MHz)	-	54	-	PCLK	_
	_	HD SMPTE without audio (PCLK = 74.25MHz)	-	95	-	PCLK	-
Device Latency	_	HD SMPTE with audio (PCLK = 74.25MHz)	-	1106	-	PCLK	-
	_	SD bypass (PCLK = 27 MHz)	-	54	-	PCLK	-
	_	SD SMPTE without audio	-	112	-	PCLK	_
	_	SD SMPTE with audio	-	638	-	PCLK	_
	_	DVB-ASI	-	52	-	PCLK	-
Reset Pulse Width	t <sub>reset</sub>	-	1	-	_	ms	-
Parallel Input							
Parallel Clock Frequency	f <sub>PCLK</sub>	-	13.5	-	148.5	MHz	_
Parallel Clock Duty Cycle	DC <sub>PCLK</sub>	-	40	-	60	%	_
Input Data Setup Time	t <sub>su</sub>	50% levels;	1.2	-	-	ns	1
Input Data Hold Time	t <sub>ih</sub>	+3.3V or +1.8V — operation	0.8	-	-	ns	1
Serial Digital Output							
		-	-	1.485	_	Gb/s	_
Serial Output Data Rate	$DR_SDO$	_	_	1.485/1.001	_	Gb/s	-
		-	-	270	-	Mb/s	-

GS1672 Final Data Sheet Rev. 8 GENDOC-053623 August 2015 21 of 116 Semtech

<sup>1.</sup> Devices manufactured prior to April 1, 2011 consume 150mW of power in Standby mode.

#### **Table 2-4: AC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Mir	1	Тур	Max	Units	Notes
Serial Output Swing	V <sub>SDD</sub>	RSET = $750\Omega$ $75\Omega$ load	750	)	800	850	mVpp	2
Serial Output Rise/Fall Time	trf <sub>SDO</sub>	HD mode	_		120	135	ps	-
20% ~ 80%	trf <sub>SDO</sub>	SD mode	400	)	660	800	ps	-
Mismatch in rise/fall time	$\Delta t_r$ , $\Delta t_f$	_	_		_	35	ps	_
Duty Cycle Distortion	_	_	_		_	5	%	2
Overshoot	-	HD mode	_		5	10	%	2
Overshoot		SD mode	-		3	8	%	2
Output Return Loss	ORL	5 MHz - 1.485 GHz	-		-18	-	dB	3
Serial Output Intrinsic Jitter	t <sub>OJ</sub>	Pseudorandom and SMPTE Colour Bars HD signal	-		50	95	ps	4, 6
	t <sub>OJ</sub>	Pseudorandom and SMPTE Colour Bars SD signal	-		200	400	ps	5
GSPI								
GSPI Input Clock Frequency	f <sub>SCLK</sub>		_		-	80	MHz	_
GSPI Input Clock Duty Cycle	DC <sub>SCLK</sub>	50% levels +3.3V or +1.8V	40		50	60	%	_
GSPI Input Data Setup Time	-	operation	1.5		-	_	ns	-
GSPI Input Data Hold Time	-		1.5		-	-	ns	-
GSPI Output Data Hold Time	-	15pF load	1.5		-	_	ns	-
CS low before SCLK rising edge	t <sub>0</sub>	50% levels +3.3V or +1.8V operation	1.5		-	-	ns	-
Time between end of			PCLK (MHz)	ns				
command word (or data in		50% levels	unlocked	445				
Auto-Increment mode) and the first SCLK of the	t <sub>4</sub>	+3.3V or +1.8V	13.5	74.2	-	-	ns	-
following data word - write		operation	27.0	37.1				
cycle			74.25	13.5				
			148.5	6.7				
Time between end of			PCLK (MHz)	ns				
command word (or data in Auto-Increment mode) and the first SCLK of the		50% levels	unlocked	1187				
	t <sub>5</sub>	+3.3V or +1.8V	13.5	297	-	-	ns	_
following data word - read		operation	27.0	148.4				
cycle		74.25	53.9					
			148.5	27				

#### **Table 2-4: AC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min		Тур	Max	Units	Notes
		50% levels +3.3V or +1.8V operation	PCLK (MHz)	ns		-	ns	
	t <sub>7</sub>		unlocked	445	- - -			-
CS high after SCLK falling edge			13.5	74.2				
euge			27.0	37.1				
			74.25	13.5				
			148.5	6.7	-			

#### Notes:

- 1. Input setup and hold time is dependent on the rise and fall time on the parallel input. Parallel clock and data with rise time or fall time greater than 500ps require larger setup and hold times.
- 2. Single Ended into  $75\Omega$  external load.
- 3. ORL depends on board design.
- 4. Alignment Jitter = measured from 100kHz to serial data rate/10.
- 5. Alignment Jitter = measured from 1kHz to 27MHz.
- $6. \ \, This is the maximum jitter for a BER of 10-12. The equivalent jitter value as per RP184 is 40ps max.$

# 3. Input/Output Circuits




Figure 3-1: Differential Output Stage (SDO/SDO)




Figure 3-3: Digital Input Pin with Schmitt Trigger (RESET)




Figure 3-2: Digital Input Pin (20bit/10bit, ANC\_BLANK, DETECT\_TRS, DVB\_ASI, RATE\_SEL, SMPTE\_BYPASS, TIM\_861, F/DE, H/HSYNC, PCLK, V/VSYNC)




Figure 3-4: Digital Input Pin with weak pull-down maximum pull-down current <110μA (JTAG/HOST, STANDBY, SCLK\_TCK, SDIN\_TDI, TCK, TDI)




Figure 3-5: Digital Input Pin with weak pull-up maximum pull-up current <110μA (ACLK1, ACLK2,
AIN\_7/8, AIN\_5/6, AIN\_3/4, AIN\_1/2, CS\_TMS,
GRP1\_EN/DIS, GRP2\_EN/DIS, IOPROC\_EN/DIS,
SDO\_EN/DIS, TMS, WCLK1, WCLK2)




Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to input at all times except in test mode. (DIN0, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN1)




Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output at all times except in reset mode. (LOCKED, AUDIO\_INT, SDOUT\_TDO, TDO)



Figure 3-8: VBG

Figure 3-9: Loop Filter