



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





GS1675 SD/HD SDI Reclocker

The GS1675 is a multi-rate serial digital reclocker designed to automatically recover the embedded clock from a digital video signal and retime the incoming video data. It will recover the embedded clock signal and retime the data from a SMPTE 292M or SMPTE 259M-C compliant digital video signal.


The GS1675 can operate in either Auto or Manual rate selection mode. In Auto mode, the device will automatically detect and lock onto incoming SMPTE SDI data signals at SD and HD data rates. For single-rate data systems, the GS1675 can be configured to operate in Manual mode. In both modes, the device requires only one external crystal to set the VCO frequency when not locked, and provides adjustment-free operation. In systems which require passing non-SMPTE data rates, the GS1675 can be configured to either automatically or manually enter a bypass mode in order to pass the signal without reclocking.

The GS1675 accepts industry-standard differential input levels including LVPECL and CML. The differential data and clock outputs feature selectable output swing via the host interface, ensuring compatibility with most industry-standard, terminated differential signal receivers. The GS1675 features dual differential outputs. The second output can be configured to emit either the recovered clock signal or the re-timed video data.

Key Features

- SMPTE 292M and SMPTE 259M-C compliant
- Supports DVB-ASI at 270Mb/s
- Single-supply operation at 3.3V or 2.5V
- 180mW typical power consumption (213mW with RCO enabled) at 2.5V
- 2:1 input multiplexer patented technology
- Choice of dual reclocked data outputs or one reclocked data output and one clock output
- Uses standard 27MHz crystal
- Differential inputs and outputs
 - ♦ supports DC-coupling to industry-standard differential logic
 - ♦ on-chip 100Ω differential data input/output termination
 - ♦ selectable 400mVppd or 800mVppd output swing on each output
- 4-wire SPI host interface for device configuration and monitoring
- Standard logic control and status signal levels
- Auto and Manual modes for rate selection
- Standards indication in Auto mode
- Lock Detect Output
- Mute, Bypass and Autobypass functions
- SD/HD indication output to control GS1678 or GS1679 cable drivers
- Operating temperature range: -40°C to +85°C
- 32 pin 5mm x 5mm QFN package
- Pb-free and RoHS compliant
- Forward pin-compatible with the Gennum's 3G GS2965 reclocker

Typical Application Circuit



Contents

Key Features	1
Typical Application Circuit.....	1
1. Pin Out.....	4
1.1 Pin Assignment	4
1.2 Pin Descriptions	5
1.3 Default Start-up Settings	7
2. Electrical Characteristics	8
2.1 Absolute Maximum Ratings	8
2.2 DC Electrical Characteristics	8
2.3 AC Electrical Characteristics	9
3. Functional Description	11
3.1 Serial Data Input	11
3.2 Modes of Operation	11
3.3 2:1 Input Mux	11
3.4 Crystal Buffer	12
3.5 LOS (Loss Of Signal) Detection	12
3.6 Serial Digital Reclocker	13
3.7 Lock Detection	13
3.7.1 Lock Detect and Asynchronous Lock	14
3.8 Serial Data Output	14
3.8.1 Output Signal Interface Levels.....	14
3.8.2 Adjustable Output Swing.....	14
3.9 Automatic and Manual Data Rate Selection	14
3.10 SD/HD Indication	15
3.11 Bypass Mode	15
3.12 DVB-ASI	16
3.13 Output Mute and Data/Clock Output Selection	16
3.14 Host Interface	17
3.14.1 Introduction	17
3.14.2 Legacy Mode & Startup	17
3.14.3 Host Interface Mode & Startup	17
3.14.4 Clock & Data Timing.....	18
3.14.5 Single Device Operation.....	18
3.14.6 Write Operation - Single Device	19
3.14.7 Read Operation - Single Device	20
3.14.8 Daisy Chain Operation.....	22
3.14.9 Read & Write Operation - Daisy Chained Devices	23
3.14.10 Writing to all Devices	23
3.14.11 Writing to a Single Device in the Chain	24
3.14.12 Reading from all Devices	24
3.14.13 Reading from a Single Device in the Chain.....	25
3.14.14 Host Register Map.....	26

3.15 Device Power Up	29
3.16 Standby	29
4. Typical Application Circuit	30
5. Input/Output Circuits	31
6. Package and Ordering Information.....	34
6.1 Package Dimensions	34
6.2 Recommended PCB Footprint	34
6.3 Packaging Data	35
6.4 Marking Diagram	35
6.5 Solder Reflow Profile	36
6.6 Ordering Information	36
Revision History	37

1. Pin Out

1.1 Pin Assignment




Figure 1-1: GS1675 Pin Out

1.2 Pin Descriptions

Table 1-1: GS1675 Pin Descriptions

Pin Number	Name	Type	Description
1	LF+	Passive	Loop Filter Capacitor connection (CLF = 47nF). Connect as shown in the Typical Application Circuit on page 30 .
2	CP_CAP	Power	External capacitor for internal LDO regulator supplying the charge pump circuit.
3, 5	DDI0, $\overline{\text{DDI0}}$	Input	Serial Digital Differential Input 0.
4	$\overline{\text{HIF}}$	Logic Input	Host interface selection pin. Active-low input. See Section 3.14.1 .
6, 7	DDI1, $\overline{\text{DDI1}}$	Input	Serial Digital Differential Input 1.
8	RSVD	Reserved	Reserved pin. Do not connect to this pin.
9	VCC_VCO	Power	Most positive power supply connection for the internal VCO section. Connect to a 3.3V supply with a 422 Ω resistor, or a 2.5V supply with a 267 Ω resistor.
10	VEE_VCO	Power	Most negative power supply connection for the internal VCO section. Connect to GND.
11	VDD_1P8	Power	External capacitor for internal 1.8V digital supply.
12	LOCKED	Output	Lock Detect status signal. HIGH when the PLL is locked.
13	LOS	Output	Loss Of Signal status. HIGH when the input signal is invalid.
14	VDD_DIG	Power	Most positive power supply connection for the digital core. Connect to 3.3V or 2.5V.
15	VSS_DIG	Power	Most negative power supply for the digital core. Connect to GND.
16	SD/ $\overline{\text{HD}}$	Output	This signal will be LOW for all rates other than 270Mb/s. This signal is HIGH for 270Mb/s.
17, 18	$\overline{\text{DDO1/RCO}}$, DDO1/RCO	Output	Differential serial clock or data outputs.
19	VCC_DDO1	Power	Most positive power supply connection for the DDO1/ $\overline{\text{DDO1}}$ output driver. Connect to 3.3V or 2.5V.
20	VEE_DDO1	Power	Most negative power supply connection for the DDO1/ $\overline{\text{DDO1}}$ output driver. Connect to GND.
21, 22	$\overline{\text{DDO0}}$, DDO0	Output	Differential Serial Digital Outputs.
23	VCC_DDO0	Power	Most positive power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver. Connect to 3.3V or 2.5V.
24	VEE_DDO0	Power	Most negative power supply connection for the DDO0/ $\overline{\text{DDO0}}$ output driver. Connect to GND.
25	XTAL+	Output	Reference crystal output.

Table 1-1: GS1675 Pin Descriptions (Continued)

Pin Number	Name	Type	Description
26	XTAL-	Input	Reference crystal input.
27	\overline{CS}	Input/Logic Input	In host mode (\overline{HIF} set LOW): Chip select input for SPI serial host interface. Active-low input. In non-host mode (\overline{HIF} set HIGH): Set LOW. Gennum recommends using a weak pull-down resistor (~50k Ω).
28	SCK	Input/Logic Input	In host mode (\overline{HIF} set LOW): Burst-mode clock input for SPI serial host interface. In non-host mode (\overline{HIF} set HIGH): Set LOW. Gennum recommends using a weak pull-down resistor (~50k Ω).
29	SDO	Input/Logic Input	In host mode (\overline{HIF} set LOW): Serial digital data output for SPI serial host interface. Active-high output. In non-host mode (\overline{HIF} set HIGH): Set LOW. Gennum recommends using a weak pull-down resistor (~50k Ω).
30	SDI	Input/Logic Input	In host mode (\overline{HIF} set LOW): Serial digital data input for SPI serial host interface. Active-high input. In non-host mode (\overline{HIF} set HIGH): Set LOW. Gennum recommends using a weak pull-down resistor (~50k Ω).
31	VEE_CP	Power	Most negative power supply connection for the internal charge pump. Connect to GND.
32	VCC_CP	Power	Most positive power supply connection for the internal charge pump. Connect to 3.3V or 2.5V
–	Center Pad	–	Ground pad on bottom of package. Connect to GND.

1.3 Default Start-up Settings

The GS1675 has some functions that are not accessible via direct pin control, and are only accessible through the host interface registers. These functions have an internal pull-up or pull-down resistor that sets the default logic level or start-up state, if it is not already set by a pin.

If the user wishes to override these logic levels, the associated bit should be programmed within the PIN_OR_1 register (pin override register) at address 0x0C. The logic values within the PIN_OR_1 register become active when the user sets the Pin Override Enable bit to HIGH within that same register.

Table 1-2 shows:

1. The default logic state set by the internal pull up or pull down resistors.
2. The default values within the Pin Override register upon reset.

Table 1-2: GS1675 Default Start-up Settings

Name	Description	Default State set by Internal Resistors	Default State within the Pin Override Register
DDI_SEL[0:1]	Selects one of two serial digital input signals for processing. DDI0 is selected by default.	0:0	0:0
BYPASS	Bypasses the reclocker stage when set HIGH.	0	0
AUTOBYPASS	When set HIGH, this bit automatically bypasses the reclocker stage when the PLL is not locked to a supported rate.	0	0
AUTO/ $\overline{\text{MAN}}$	When set HIGH, the standard is automatically detected from the input data rate.	1	0
SS0, SS1	When AUTO/ $\overline{\text{MAN}}$ is set HIGH, SS[1:0] are outputs displaying the data rate to which the PLL has locked. Therefore, they will not have default values.	None	0:0
KBB	Controls the loop bandwidth of the PLL.	Floating	Ground
$\overline{\text{DATA_MUTE}}$	Mutes the $\overline{\text{DDO0/}}\overline{\text{DDO0}}$ and $\overline{\text{DDO1/}}\overline{\text{DDO1}}$ (if data is selected) outputs when LOW.	1	0
$\overline{\text{DDO1_DISABLE}}$	Disables the $\overline{\text{DDO1/}}\overline{\text{RCO}}$ and $\overline{\text{DDO1/}}\overline{\text{RCO}}$ outputs when LOW.	0	0
$\overline{\text{DATA/CLOCK}}$	HIGH = DATA LOW = CLOCK	0	0

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Parameter	Value
Supply Voltage	-0.5 to +3.6V _{DC}
Input ESD Voltage	4kV
Storage Temperature Range	-50°C < T _A < 125°C
Operating Temperature Range	-40°C to 85°C
Input Voltage Range	-0.3 to (VCC + 0.3) V _{DC}
Solder Reflow Temperature	260°C

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Supply Voltage	VDD	3.3V	3.135	3.3	3.465	V
		2.5V	2.375	2.5	2.625	V
Power (DDO1/RCO disabled, minimum output swing)	P	VDD = 3.3V	–	250	–	mW
		VDD = 2.5V	–	180	–	mW
Power (DDO1/RCO enabled, minimum output swing)		VDD = 3.3V	–	300	–	mW
		VDD = 2.5V	–	210	–	mW
Power in Power-down mode		VDD = 3.3V	–	40	–	mW
		VDD = 2.5V	–	30	–	mW
Serial Input Termination	–	Differential	80	100	120	Ω
Serial Output Termination	–	Differential	80	100	120	Ω
Serial Input Common Mode Voltage	–	–	1.6	–	VDD	V
Serial Output Common Mode Voltage	–	–	–	VCC - (ΔVOD / 2)	–	V
VIL (2.5V operation)	–	VOUT ≤ VOL, max	-0.3	–	0.7	V
VIL (3.3V operation)	–	VOUT ≤ VOL, max	-0.3	–	0.8	V

Table 2-1: DC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
VIH (2.5V operation)	–	VOUT ≥ VOH, min	1.7	–	VDD +0.3	V
VIH (3.3V operation)	–	VOUT ≥ VOH, min	2	–	VDD +0.3	V
IIN	–	VIN = 0V or VIN = VDD	–	–	+/-10	μA
VOL (2.5V operation)	–	VDD = min, IOL = 100μA	–	–	0.4	V
VOL (3.3V operation)	–	VDD = min, IOL = 100μA	–	–	0.4	V
VOH (2.5V operation)	–	VDD = min, IOH = -100μA	2.1	–	–	V
VOH (3.3V operation)	–	VDD = min, IOH = -100μA	VDD -0.4	–	–	V
Hysteresis Voltage (SPI inputs)	–	2.5V operation	–	350	–	mV
NOTE: guaranteed by simulation.	–	3.3V operation	–	350	–	mV

2.3 AC Electrical Characteristics

Table 2-2: AC Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Serial Input Data Rate (for reclocking)	DR _{SDO}	–	0.27	–	1.485	Gb/s	–
Serial Input Data Rate (bypass)	–	–	DC	–	1.485	Gb/s	–
SPI Operating Speed	–	–	–	–	10	MHz	–
Input Voltage Swing	ΔVSDI	Set ATTEN_EN = 1 for ΔVSDI > 1V _{pp}	100	–	2000	mV _{p-pd}	–
Output Voltage Swing	ΔVOD	default	300	400	500	mV _{p-pd}	–
		see DRIVER_1 register (0x01) addresses 8 & 9 in 3.14.14 Host Register Map .	600	800	1000	mV _{p-pd}	–
Input Trace Equalization	–	LOW	Recommended setting for 0 to 10 inches of FR4			–	
		MED	Recommended setting for 10 to 20 inches of FR4			–	
		HIGH	Recommended setting for >20 inches of FR4			–	

Table 2-2: AC Electrical Characteristics (Continued)

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes		
Output De-Emphasis	-	OFF - 0	-	0	-	dB	-		
		ON - 0	-	0	-	dB	-		
		ON - 1	-	0.7	-	dB	-		
		ON - 2	-	1.3	-	dB	-		
		ON - 3	-	2	-	dB	-		
		ON - 4	-	2.6	-	dB	-		
		ON - 5	-	3.3	-	dB	-		
		ON - 6	-	4	-	dB	-		
Input Jitter Tolerance	-	square-wave modulated jitter	0.8	-	-	UI	-		
		Loop Bandwidth	BW _{LOOP} (270Mb/s)	KBB = VCC	-	170	-	kHz	-
				KBB = FLOAT	-	340	-	kHz	-
				KBB = GND	-	680	-	kHz	-
		Loop Bandwidth	BW _{LOOP} (1485Mb/s)	KBB = VCC	-	0.875	-	MHz	-
				KBB = FLOAT	-	1.75	-	MHz	-
				KBB = GND	-	3.5	-	MHz	-
		PLL Lock Time (asynchronous)	t _{alock}	-	0.5	1	ms	-	
PLL Lock Time (synchronous)	t _{slock}	CLF = 47nF, SD/H \overline{D} = 0	-	0.5	4	μ s	-		
		CLF = 47nF, SD/H \overline{D} = 1	-	5	10	μ s	-		
Serial Data Output Jitter Intrinsic (DDO0)	t _{OJ(270MB/s)}	KBB = FLOAT PRN 2 ²³ -1 test pattern	-	0.01	-	UI	-		
	t _{OJ(1485MB/s)}	KBB = FLOAT PRN 2 ²³ -1 test pattern	-	0.03	-	UI	-		
Output Rise/Fall Time	tr/f	20% to 80% (400mV swing)	-	65	-	ps	-		
		20% to 80% (800mV swing)	-	80	-	ps	-		
Output Rise/Fall Time Mismatch	-	-	-	-	15	ps	-		
Eye Cross Shift	-	percentage of signal amplitude	-	-	5	%	-		
Power Supply Noise Rejection	-	50 - 100Hz	-	100	-	mV _{p-p}	-		
		100Hz - 10MHz	-	40	-	mV _{p-p}	-		
		10MHz - 1.485GHz	-	10	-	mV _{p-p}	-		

3. Functional Description

The GS1675 is a multi-standard reclocker for serial digital SDTV signals operating at 270Mb/s, and HDTV signals operating at 1.485Gb/s, 1.485/1.001Gb/s.

3.1 Serial Data Input

The GS1675 features two differential input buffers.

The serial data input signal is connected to the DDI0/ $\overline{\text{DDI0}}$ and DDI1/ $\overline{\text{DDI1}}$ input pins of the device.

Input signals can be single-ended or differential, DC or AC-coupled.

The input circuit is self-biasing, to allow for simple AC or DC-coupling of input signals to the device.

The serial digital data inputs are also compatible when DC-coupled with LVPECL or CML differential outputs from crosspoint switches which operate from 3.3V or 2.5V supplies. This includes but is not limited to the GS1674 Equalizer.

3.2 Modes of Operation

The GS1675 has two modes of operation: Legacy Mode ($\overline{\text{HIF}} = \text{HIGH}$) and SPI Mode ($\overline{\text{HIF}} = \text{LOW}$).

In Legacy Mode, chip functions are controlled via pins only, and offers limited control of input equalization.

In SPI mode, access is gained to extended digital controls like: Bypass, Autobypass, Auto/Manual selection, Control status inputs or outputs, changes to KBB settings, as well as access to additional features such as LOS adjustment, polarity invert, auto-mute, etc.

3.3 2:1 Input Mux

The GS1675 incorporates a 2:1 input mux, which allows the connection of two independent streams of video/data. There are two differential inputs (DDI[1:0] / $\overline{\text{DDI[1:0]}}$). The active channel can be selected via the DDI_SEL[1:0] registers as shown in Table 3-1.

Table 3-1: Input Selection Table

DDI_SEL[1:0]	Selected Input
00	DDI0*
01	NOT VALID
10	NOT VALID
11	DDI1

* Power-up default

Active circuitry associated with the input buffers and trace EQ can only be turned on for the selected input. Inputs which are not selected have their input buffers and trace EQs turned OFF to save power. Unused inputs can be either left floating, or tied to VCC.

3.4 Crystal Buffer

The GS1675 features a crystal buffer supporting a Gennum recommended external 27MHz crystal. The GS1675 requires an external 27MHz reference clock for correct operation. This reference clock is generated by connecting a crystal to the XTAL- and XTAL+ pins of the device.

Alternately, a 27MHz external clock source can be connected to the XTAL- pin of the device, while the XTAL+ pin should be left floating.

3.5 LOS (Loss Of Signal) Detection

The LOS (Loss Of Signal) status pin is an active-high output that indicates when the serial digital input signal selected at the 2:1 input mux is invalid. In order for this output to be asserted, transitions must not be present for a period of $t_{LA} = 5 - 10\mu s$. After this output has been asserted, LOS will de-assert within $t_{LD} = 0 - 5\mu s$ after the appearance of a transition at the DDlx input. See [Figure 3-1](#).

This signal is HIGH (signal lost), when the number of data edges within a window is below a defined threshold. The output is automatically muted when LOS is detected.

This signal is LOW (signal valid), when the number of data edges within a window is above a defined threshold. See [Table 3-2](#).

Table 3-2: LOS Operation

LOS	Signal
HIGH	Invalid
LOW	Valid

The LOS function is operational for all operating modes of the device.




Figure 3-1: LOS Signal Timing

The LOS mode can be selected using the host interface, in register TOP_1. The LOS detector has two major modes. In legacy mode, a simple edge-based detector is used to monitor the received signal at the output of the data slicer. Since the incoming signal has undergone considerable gain by this point, the legacy detector can be more susceptible to false de-assertion of LOS for unused channels which experience significant cross-talk from adjacent active channels.

The new LOS detector uses a measure of both signal amplitude and duration to minimize false detection of the impulse like signals that are characteristic of cross-talk. In this mode, the signal is tapped off at the output of the equalizer stage, prior to the high gain buffers.

The threshold setting within the detector can be adjusted to increase or decrease its sensitivity. Higher sensitivity allows lower amplitude signals to be detected but also increases the susceptibility to false de-assertion of LOS due to noise or cross-talk. Therefore the lowest sensitivity acceptable for a given application should always be used. See TOP_1 register, bits 8:7, in the host register map.

NOTE: It is also possible to have both legacy mode & threshold mode enabled together. In this case, the reclocker must detect transitions within a set window, and the signal amplitude must be greater than the setting for the LOS threshold.

3.6 Serial Digital Reclocker

The output of the Equalizer is fed to the reclocker. The function of the reclocker is to re-time the input signal and to generate system clocks.

The reclocker operates at two data rates; 1.485Gb/s and 270Mb/s, and provides a minimum input jitter tolerance of 0.8UI to square-wave-modulated jitter.

When there is no serial input signal, the internal clock maintains a frequency close to the expected incoming data rate by locking to the external reference crystal.

3.7 Lock Detection

The lock detect block indicates, via the active-high LOCKED signal, when the device has achieved lock to the incoming data stream.

The lock logic within the GS1675 includes a system that monitors the frequency and the phase of the incoming data, as well as a monitor to detect harmonic lock.

Table 3-3: Lock Operation

LOCKED	Status
HIGH	Locked
LOW	Not locked

The LOCKED output signal is also available via the host interface.

3.7.1 Lock Detect and Asynchronous Lock

The reference crystal is used to assist the PLL in achieving a short lock time. The lock detection algorithm is a continuous process, which begins at device power up or after a system reset, and continues until the device is powered down.

The asynchronous lock time is defined as the time it takes the device to lock when a video signal is first applied to the serial digital inputs, or when the digital video signal rate changes.

The synchronous lock time is defined as the time it takes the device to lock to a signal which has been momentarily interrupted.

3.8 Serial Data Output

The GS1675 features two current-mode differential output drivers, each capable of driving a maximum of 800mV_{pp} differential, into an external 100Ω differential load.

Each of the GS1675's output buffers include two on-chip, 50Ω termination resistors.

3.8.1 Output Signal Interface Levels

The serial digital outputs of the GS1675 are compatible when DC-coupled with all Gennum serial digital interface products that feature a differential LVPECL or CML receiver designed for SDI applications and operate from 3.3V or 2.5V supplies. This includes but is not limited to the GS1678 and the GS1679.

The serial digital data inputs are also compatible when DC-coupled with LVPECL or CML differential outputs from crosspoint switches which operate from 3.3V or 2.5V supplies. This includes but is not limited to the GS1674 equalizer.

3.8.2 Adjustable Output Swing

It is possible, via the host interface, to force the output swing to 400mV_{pp} or 800mV_{pp} differential, when the outputs are terminated with 50Ω loads.


The default output swing upon power-up is 400mV_{pp} differential.

3.9 Automatic and Manual Data Rate Selection

The GS1675 can be configured to manually lock to a specific data rate or automatically search for and lock to the incoming data rate. The default configuration is AUTO mode. This can be changed via the host interface.

In AUTO mode, the SS[1:0] registers become read only, and the bit pattern indicates the data rate at which the PLL is currently locked to (or previously locked to). The search algorithm cycles through the data rates and starts over if that data rate is not found (see [Figure 3-2](#)).

A “search algorithm” cycles through the supported data rates until lock is achieved, as shown in [Figure 3-2](#) below.



*Note: the search algorithm does not necessarily begin with 270Mb/s.

Figure 3-2: GS1675 Automatic Mode Search Algorithm

In MANUAL mode, the SS[1:0] registers become read or write accessible, and the data rate can be programmed. In this mode, the search algorithm is disabled and the GS1675's PLL will only lock to the data rate selected in accordance with Table 3-4.

Table 3-4: Data Rate Indication/Selection Bit Pattern

SS[1:0]	Data Rate (Mb/s)
0	Reserved for 3G migration
1	270
2	1485 or 1485/1.001
3	Reserved for 3G migration

3.10 SD/HD Indication

The $\overline{\text{SD/HD}}$ signal indicates the output data rate of the device and can be connected to the SD/HD input pin of the GS1678 and GS1679.

When this signal is HIGH, the data rate is 270Mb/s. This signal is LOW for all other data rates.

This signal is also LOW when the device is operating in bypass mode (Auto-bypass and User-bypass).

The $\overline{\text{SD/HD}}$ signal is LOW when the device is not locked.

3.11 Bypass Mode

In bypass mode, the GS1675 passes the data at the inputs, directly to the output. There are two register bits that control the bypass function: BYPASS and AUTOBYPASS.

The BYPASS bit is an active-high signal which forces the GS1675 into bypass mode for as long as the bit is asserted HIGH.

The AUTOBYPASS bit is an active-high signal that places the GS1675 into bypass mode only when the PLL has not locked to a data rate.

Table 3-5: Bypass Modes

Bypass	Autobypass	Device Operation
HIGH	X	Bypass Mode
LOW	HIGH	Bypass Mode if the PLL has not locked to a data rate
LOW	LOW	Power-up default. Normal Operation, part always tries to lock to the incoming data stream.

Note that if BYPASS is HIGH, this will override the AUTOBYPASS functionality.

When the GS1675's PLL is not locked and BYPASS = LOW and AUTOBYPASS = LOW, the serial digital output $\overline{\text{DDO}}/\overline{\text{DDO}}$ will produce invalid data.

The AUTOBYPASS function will bypass unsupported signal rates without producing bit errors.

3.12 DVB-ASI

The GS1675 also reclocks DVB-ASI signals at 270Mb/s. In auto mode, the device will automatically lock to the incoming 270Mb/s signal. In manual mode, the SS[1:0] bits must be set to 01 (270Mb/s) to ensure proper operation.

3.13 Output Mute and Data/Clock Output Selection

The $\overline{\text{DATA_MUTE}}$ register is provided to allow muting of the primary serial digital data output.

Setting $\overline{\text{DATA_MUTE}} = \text{LOW}$ will force the serial digital outputs $\overline{\text{DDO}}/\overline{\text{DDO}}$ to mute (statically latch HIGH) under all conditions and operating modes. $\overline{\text{DATA_MUTE}}$ will also mute the secondary digital data output when $\overline{\text{DATA/CLOCK}}$ is set HIGH.

The $\overline{\text{DDO1_DISABLE}}$ register is provided to allow the second data/clock output to be powered down.

When $\overline{\text{DDO1_DISABLE}}$ is set LOW, the serial digital clock outputs $\overline{\text{DDO1/RCO}}$ and $\overline{\text{DDO1/RCO}}$ are muted and the driver is powered-down.

The $\overline{\text{DATA/CLOCK}}$ register is provided to allow the second output to emit a copy of the reclocked serial data or the recovered clock. By default, this output will be set as DATA.

Table 3-6: Configuration of GS1675 Output Drivers and Mute/Disable Pins

$\overline{\text{DATA_MUTE}}$	$\overline{\text{DDO1_DISABLE}}$	$\overline{\text{DATA/CLOCK}}$	DDO0	DDO1/RCO
1	1	0	DATA	CLOCK
1	1	1	DATA	DATA
0	1	0	MUTE	CLOCK
0	1	1	MUTE	MUTE
1	0	X	DATA	Power down
0	0	X	MUTE	Power down

3.14 Host Interface

3.14.1 Introduction

The GS1675 offers a Serial Peripheral Interface (SPI) to access advanced features and programmability. The polarity of the $\overline{\text{HIF}}$ pin tells the GS1675 whether or not the host interface is active ($\overline{\text{HIF}} = 0$) or in legacy mode ($\overline{\text{HIF}} = 1$).

Using the host interface, it is possible to override the control pin settings, and such settings will persist until the device has been powered-down and/or reset. The host interface is capable of reading hard-wired pin configuration, pin override settings and the values of all status monitoring pins.

There is an optional 3-state feature available in the Control Status Registers (CSR) that puts the SPI SDO to high-impedance when it's not being used (Register: TOP_1, bit: 2).

3.14.2 Legacy Mode & Startup

In legacy mode, basic configuration of the device is available at the pin level. In this mode, register settings are automatically set to default so that the GS1675 is live at power-up.

3.14.3 Host Interface Mode & Startup

In host interface mode, the user gains access to Control and Status Registers (CSRs) that manage advanced features. In this mode, equalizer and de-emphasis settings are set through the CSR.

The SPI control is functional at startup without need for a reset signal. However, to clear the registers to their default state, a reset command is recommended via the SPI. This is done by setting the $\overline{\text{R}}$ bit (reset) LOW in the command word. This will guarantee the CSR will not start up in a random state.

The maximum operating speed of the SPI is 10MHz.

3.14.4 Clock & Data Timing

The SPI signals are Serial Data Input (SDI), Serial Data Output (SDO), active-low Chip Select (\overline{CS}), and Serial Clock Input (SCK). The host interface operates in SPI Mode 0, i.e. the SDI input will latch data in on the rising edge of SCK. The SDO data output will transition on falling edges of SCK. Data is transmitted or received on the SPI port MSB first LSB last.




Figure 3-3: Data Clock Alignment

3.14.5 Single Device Operation

For applications with a single device or applications with multiple devices where daisy chaining is not desired, the chain position bits $C[6:0]$ should always be set to 0. As a by-product of the daisy chaining feature, Read and Write operations experience a 32 SCK cycle latency from SDI to SDO. For more details on daisy-chaining, refer to [Section 3.14.8 on page 22](#).




Figure 3-4: 16-bit Command Format

3.14.6 Write Operation - Single Device

A Write operation consists of a 16-bit command word and a 16-bit data word, followed by 32 cycles with the slave SDI held HIGH. When writing to a single non-daisy chained device, the following format should be used:




Figure 3-5: Single Device Write

1. At power-up, the device should be reset by setting the \bar{R} bit LOW. A simple way to accomplish a reset is to hold the slave SDI line LOW for an entire 64 cycle communication.
2. For a Write operation, the r/w bit should be set to 0.
3. The 2nd and 3rd bits are reserved, and should be set to 0.
4. The \bar{R} bit should always be set HIGH for a normal Write operation.
5. Refer to the Register Map for information on Address and Data bits.
6. The slave SDI line should be held HIGH for 32 cycles before de-asserting \bar{CS} .

3.14.7 Read Operation - Single Device

For Reading from a device the following format should be used:




Figure 3-6: Single Device Read

1. For a Read operation, the r/w bit should be set to 1.
2. The 2nd and 3rd bits are reserved and should be set to 0.
3. The \bar{R} bit should always be set HIGH for a normal Read Operation.
4. Data Out at the slave SDO will appear after holding the slave SDI line HIGH for 32 cycles.
5. The 16-bit data is now available on the slave SDO line.

Detailed timing diagrams for Write and Read can be seen in [Figure 3-7](#) and [Figure 3-8](#).




Figure 3-7: SPI Write Timing




Figure 3-8: SPI Read Timing

Table 3-7: SPI Interface Specifications

Parameter	Symbol	Conditions	Min	Typ	Max	Units
\overline{CS}_n LOW before HOST_CLK rising edge	t_0	50% levels	1.5	–	–	ns
HOST_CLK period	t_1		100	–	–	ns
HOST_CLK duty cycle	t_2		40	50	60	%
Input data setup time	t_3		1.5	–	–	ns
Output hold time (15pF load)	t_6		1.5	–	–	ns
\overline{CS}_n HIGH after last HOST_CLK rising edge	t_7		75% of HOST_CLK period	–	–	ns
Input data hold time	t_8		1.5	–	–	ns

3.14.8 Daisy Chain Operation

For applications with multiple GS1675 devices, it is possible to daisy-chain up to 127 parts in serial. In this configuration, the first device SDI should be connected to the SPI Master SDO. The serial data output of each device is then connected to the serial data input of the following device, and so on. The last device's SDO connects to the Master's SDI. Connecting devices in serial reduces the number of I/O ports required by the master by removing the need for additional chip select lines.




Figure 3-9: Daisy Chained SPI Bus

The position of each GS1675 device in the serial chain is referred to as its Chain Position, with 0 corresponding to the first device. The Chain Position in the SPI command word is decoded by each slave to know which device the master is talking to.

Each GS1675 slave is designed to output a replica of what it receives at its input after a delay of 32 cycles. The Chain Position part of the command is decremented by one in the duplicated command word at the output. Each device in the chain will only execute the issued command if it verifies that the current chain position is set to 0.




Figure 3-10: Chain Position Decoding

3.14.9 Read & Write Operation - Daisy Chained Devices

In a serial daisy chain configuration, Read and/or Write operations can be performed to multiple devices in the chain via consecutive operations. Figure 3-11 below shows a simple 3 device configuration.




Figure 3-11: Three Devices in Daisy Chain Configuration

3.14.10 Writing to all Devices

When writing to all devices in the chain, a Write Command and corresponding Data is required for each device. When the devices are being configured in the same way, all of them will have the same command and data with the exception of the Chain Position bits. This example assumes a 3-device daisy chain. A command is issued to the last device in the chain first, although it is possible to talk to the devices in any order.




Figure 3-12: Daisy Chain Write

1. The first command issued in time is the command for the last device in the chain (chain position = 2). When the first device receives this command it will recognize that the Chain Position is 2 and will not execute the command. It will duplicate the command and data word at its output and decrement the Chain Position by one.
2. Consecutive commands are issued for each device in the chain as shown.

3.14.11 Writing to a Single Device in the Chain

The following example shows how to write to a single device in a chain:




Figure 3-13: Daisy Chain Write to a Single Device

1. The command is issued to Chain Position N.
2. 32xN cycles are required to shift the command through N devices. The device at chain position N executes the command.
3. 32 additional cycles are needed to complete the communication.

3.14.12 Reading from all Devices

To read from all devices in the chain, a Read command is issued for each device consecutively. After each command, the data is held HIGH for 16 cycles. Once a device recognizes that it is being talked to, it will output data from the register requested. A clock needs to be applied to cycle the output data through all devices in the chain.




Figure 3-14: Daisy Chain Read

1. Read command is issued to the last device in the chain, followed by Read commands to the lower chain positions.
2. Clock is applied to cycle the output data through the chain.
3. Command2' refers to the altered or decremented Command2.

3.14.13 Reading from a Single Device in the Chain

The following example shows how to read from a single device in a chain:




Figure 3-15: Daisy Chain Read from a Single Device

1. Read command and 16 cycles of data held HIGH are issued to chain position N.
2. $32 \times N$ cycles are applied with data HIGH to cycle the command through N devices in the chain (NOTE: N is 0 for first device in chain). Device N executes the command.
3. With K representing the total number of devices in the chain, $32 \times (K - N - 1)$ cycles are applied to bring the return data through the rest of the chain.
4. 16 additional cycles are applied until the data from device N is available on the Master SDI.