

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









**GS2962** 


### **3G/HD/SD-SDI Serializer with Complete SMPTE Video Support**

#### **Key Features**


- Operation at 2.970Gb/s, 2.970/1.001Gb/s, 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
- Supports SMPTE ST 425 (Level A and Level B), SMPTE ST 424, SMPTE ST 292, SMPTE ST 259-C and DVB-ASI
- Integrated Cable Driver
- Integrated, low noise VCO
- Integrated Narrow-Bandwidth PLL
- Ancillary data insertion
- Optional conversion from SMPTE ST 425 Level A to Level B for 1080p 50/60 4:2:2 10-bit
- Parallel data bus selectable as either 20-bit or 10-bit
- SMPTE video processing including TRS calculation and insertion, line number calculation and insertion, line based CRC calculation and insertion, illegal code re-mapping, SMPTE ST 352 payload identifier generation and insertion
- GSPI host interface
- +1.2V digital core power supply, +1.2V and +3.3V analog power supplies, and selectable +1.8V or +3.3V I/O power supply
- -20°C to +85°C operating temperature range
- Low power operation (typically at 400mW, including Cable Driver)
- Small 11mm x 11mm 100-ball BGA package
- Pb-free and RoHS compliant

### **Applications**

Application: Single Link (3G-SDI) to Dual Link (HD-SDI) Converter



# **Application:** Dual Link (HD-SDI) to Single Link (3G-SDI) Converter



#### **Description**

The GS2962 is a complete SDI Transmitter, generating a SMPTE ST 424, SMPTE ST 292, SMPTE ST 259-C or DVB-ASI compliant serial digital output signal.

The integrated narrow-BW PLL allows the device to accept parallel clocks with high input jitter, and still provide a SMPTE compliant serial digital output.

The device can operate in four basic user selectable modes: SMPTE mode, DVB-ASI mode, Data-Through mode, or Standby mode.

In SMPTE mode, the GS2962 performs all SMPTE processing features. Both SMPTE ST 425 Level A and Level B formats are supported with optional conversion from Level A to Level B for 1080p 50/60 4:2:2 10-bit.

In DVB-ASI mode, the device will perform 8b/10b encoding prior to transmission.

In Data-Through mode, all SMPTE and DVB-ASI processing is disabled. The device can be used as a simple parallel to serial converter.

The device can also operate in a lower power Standby mode. In this mode, no signal is generated at the output.

The GS2962 integrates a fully SMPTE-compliant Cable Driver for SMPTE ST 259-C, SMPTE ST 292 and SMPTE ST 424 interfaces. It features automatic dual slew-rate selection, depending on 3Gb/s or HD or SD operational requirements.

### **Functional Block Diagram**




Figure A: GS2962 Functional Block Diagram

### **Revision History**

Version	ECO	PCN	Date	Changes and/or Modifications
8	014806	_	September 2013	Updates throughout the document.
7	155080	56059	October 2010	Revised power rating in standby mode. Documented CSUM behaviour in Section 4.7, Section 4.8.4 and Configuration and Status Registers.
6	153717	-	March 2010	Updates throughout entire document. Added Figure 4-2, Figure 4-3 and Figure 4-4. Correction to registers 040h to 13Fh in Table 4-17: Configuration and Status Registers.
5	152224	-	July 2009	Updated Device Latency numbers in 2.4 AC Electrical Characteristics. Updates to 4.7 ANC Data Insertion. Replaced 7.3 Marking Diagram.
4	151319	-	January 2009	Correction to timing values in Table 4-1: GS2962 Digital Input AC Electrical Characteristics.
3	150802	-	December 2008	Conversion to Data Sheet.
2	150720	-	October 2008	Conversion to Preliminary Data Sheet.
1	148587	-	September 2008	New Document.

### **Contents**

Key Features	1
Applications	1
Description	1
Functional Block Diagram	2
Revision History	2
1. Pin Out	7
1.1 Pin Assignment	7
1.2 Pin Descriptions	8
2. Electrical Characteristics	16
2.1 Absolute Maximum Ratings	16
2.2 Recommended Operating Conditions	16
2.3 DC Electrical Characteristics	17
2.4 AC Electrical Characteristics	19
3. Input/Output Circuits	22
4. Detailed Description	26
4.1 Functional Overview	26
4.2 Parallel Data Inputs	27
4.2.1 Parallel Input in SMPTE Mode	29
4.2.2 Parallel Input in DVB-ASI Mode	29
4.2.3 Parallel Input in Data-Through Mode	30
4.2.4 Parallel Input Clock (PCLK)	30
4.3 SMPTE Mode	31
4.3.1 H:V:F Timing	31
4.3.2 CEA 861 Timing	33
4.4 DVB-ASI Mode	41
4.5 Data-Through Mode	41
4.6 Standby Mode	41
4.7 ANC Data Insertion	42
4.7.1 ANC Insertion Operating Modes	42
4.7.2 3G ANC Insertion	44
4.7.3 HD ANC Insertion	45
4.7.4 SD ANC Insertion	46
4.8 Additional Processing Functions	47
4.8.1 Video Format Detection	47
4.8.2 3G Format Detection	50
4.8.3 ANC Data Blanking	52
4.8.4 ANC Data Checksum Calculation and Insertion	52
4.8.5 TRS Generation and Insertion	52
4.8.6 HD and 3G Line Number Calculation and Insertion	53
4.8.7 Illegal Code Re-Mapping	53
4.8.8 SMPTE ST 352 Payload Identifier Packet Insertion	54
4.8.9 Line Based CRC Generation and Insertion (HD/3G)	55
4.8.10 EDH Generation and Insertion	55
4.8.11 SMPTE ST 372 Conversion	56

	4.8.12 Processing Feature Disable	. 56
	4.9 Serial Digital Output	. 57
	4.9.1 Output Signal Interface Levels	. 57
	4.9.2 Overshoot/Undershoot	. 59
	4.9.3 Slew Rate Selection	. 59
	4.9.4 Serial Digital Output Mute	. 59
	4.10 Serial Clock PLL	. 60
	4.10.1 PLL Bandwidth	. 60
	4.10.2 Lock Detect	. 61
	4.11 GSPI Host Interface	. 62
	4.11.1 Command Word Description	. 63
	4.11.2 Data Read or Write Access	. 63
	4.11.3 GSPI Timing	. 64
	4.12 Host Interface Register Maps	. 66
	4.13 JTAG ID Codeword	. 75
	4.14 JTAG Test Operation	. 75
	4.15 Device Power-Up	. 75
	4.16 Device Reset	. 75
5. A	pplication Reference Design	. 76
	5.1 Typical Application Circuit	. 76
5. R	eferences & Relevant Standards	. 77
7. P	ackage & Ordering Information	. 78
	7.1 Package Dimensions	. 78
	7.2 Packaging Data	. 79
	7.3 Marking Diagram	. 79
	7.4 Solder Reflow Profiles	. 80
	7.5 Ordering Information	80

# **List of Figures**

Figure 3-1: Differential Output Stage (SDO/SDO)	. 22
Figure 3-2: Digital Input Pin	
Figure 3-3: Digital Input Pin with Schmitt Trigger (RESET)	23
Figure 3-4: Digital Input Pin with weak pull-down - maximum pull-down current	. 23
Figure 3-5: Digital Input Pin with weak pull-up - maximum pull-up current	. 23
Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength	. 24
Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength	. 24
Figure 3-8: VBG	. 25
Figure 3-9: Loop Filter	. 25
Figure 4-1: GS2962 Video Host Interface Timing Diagrams	. 27
Figure 4-2: H:V:F Output Timing - 3G Level A and HDTV 20-bit Mode	32
Figure 4-3: H:V:F Output Timing - 3G Level A and HDTV 10-bit Mode 3G Level B 20-bit Mode, each 10-bit stream	32
Figure 4-4: H:V:F Output Timing - 3G Level B 10-bit Mode	
Figure 4-5: H:V:F Input Timing - HD 20-bit Input Mode	32
Figure 4-6: H:V:F Input Timing - HD 10-bit Input Mode	33
Figure 4-7: H:V:F Input Timing - SD 20-bit Mode	33
Figure 4-8: H:V:F Input Timing - SD 10-bit Mode	33
Figure 4-9: H:V:DE Input Timing 1280 x 720p @ 59.94/60 (Format 4)	35
Figure 4-10: H:V:DE Input Timing 1920 x 1080i @ 59.94/60 (Format 5)	35
Figure 4-11: H:V:DE Input Timing 720 (1440) x 480i @ 59.94/60 (Format 6&7)	36
Figure 4-12: H:V:DE Input Timing 1280 x 720p @ 50 (Format 19)	36
Figure 4-13: H:V:DE Input Timing 1920 x 1080i @ 50 (Format 20)	. 37
Figure 4-14: H:V:DE Input Timing 720 (1440) x 576 @ 50 (Format 21&22)	. 38
Figure 4-15: H:V:DE Input Timing 1920 x 1080p @ 59.94/60 (Format 16)	. 38
Figure 4-16: H:V:DE Input Timing 1920 x 1080p @ 50 (Format 31)	. 39
Figure 4-17: H:V:DE Input Timing 1920 x 1080p @ 23.94/24 (Format 32)	. 39
Figure 4-18: H:V:DE Input Timing 1920 x 1080p @ 25 (Format 33)	. 40
Figure 4-19: H:V:DE Input Timing 1920 x 1080p @ 29.97/30 (Format 34)	. 40
Figure 4-20: ORL Matching Network, BNC and Coaxial Cable Connection	. 57
Figure 4-21: GSPI Application Interface Connection	. 62
Figure 4-22: Command Word Format	. 63
Figure 4-23: Data Word Format	. 63
Figure 4-24: Write Mode	. 64
Figure 4-25: Read Mode	. 64
Figure 4-26: GSPI Time Delay	. 64
Figure 4-27: Reset Pulse	. 75
Figure 5-1: Typical Application Circuit	. 76
Figure 7-1: Package Dimensions	78
Figure 7-2: Marking Diagram	. 79
Figure 7-3: Pb-free Solder Reflow Profile	80

www.semtech.com

## **List of Tables**

Table 1-1: Pin Descriptions	8
Table 2-1: Absolute Maximum Ratings	16
Table 2-2: Recommended Operating Conditions	16
Table 2-3: DC Electrical Characteristics	17
Table 2-4: AC Electrical Characteristics	19
Table 4-1: GS2962 Digital Input AC Electrical Characteristics	27
Table 4-2: GS2962 Input Video Data Format Selections	27
Table 4-3: GS2962 PCLK Input Rates	30
Table 4-4: CEA861 Timing Formats	34
Table 4-5: Supported Video Standards	48
Table 4-6: SMPTE ST 352 Packet Data	51
Table 4-7: IOPROC Register Bits	56
Table 4-8: Serial Digital Output - Serial Output Data Rate	57
Table 4-9: R <sub>SET</sub> Resistor Value vs. Output Swing	58
Table 4-10: Serial Digital Output - Overshoot/Undershoot	59
Table 4-11: Serial Digital Output - Rise/Fall Time	59
Table 4-12: PCLK and Serial Digital Clock Rates	60
Table 4-13: GS2962 PLL Bandwidth	61
Table 4-14: GS2962 Lock Detect Indication	61
Table 4-15: GSPI Time Delay	64
Table 4-16: GSPI AC Characteristics	65
Table 4-17: Configuration and Status Registers	66
Table 7-1: Packaging Data	79
Table 7-2: Ordering Information	80

# 1. Pin Out

## 1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10
Α	DIN17	DIN18	F/DE	H/HSYNC	CORE _VDD	PLL_ VDD	LF	VBG	RSV	A_VDD
В	DIN15	DIN16	DIN19	PCLK	CORE _GND	PLL_ VDD	VCO_ VDD	VCO_ GND	A_GND	A_GND
С	DIN13	DIN14	DIN12	V/VSYNC	CORE _GND	PLL_ GND	PLL_ GND	PLL_ GND	CD_GND	SDO
D	DIN11	DIN10	STANDBY	SDO_ EN/DIS	CORE _GND	RSV	RSV	RSV	CD_GND	SDO
Е	CORE _VDD	CORE _GND	RATE_ SEL0	RATE_ SEL1	CORE _GND	CORE _GND	TDI	TMS	CD_GND	CD_VDD
F	DIN9	DIN8	DETECT _TRS	CORE _GND	CORE _GND	CORE _GND	CORE _GND	TDO	CD_GND	RSET
G	IO_VDD	IO_GND	TIM_861	20bit/ 10bit	DVB_ASI	SMPTE_ BYPASS	IOPROC _EN/DIS	RESET	CORE _GND	CORE _VDD
Н	DIN7	DIN6	ANC_ BLANK	LOCKED	CORE _GND	CORE _GND	RSV	JTAG/ HOST	IO_GND	IO_VDD
J	DIN5	DIN4	DIN1	RSV	RSV	RSV	RSV	TCK	SDOUT_ TDO	SCLK_ TCK
K	DIN3	DIN2	DIN0	RSV	RSV	RSV	RSV	CORE _VDD	CS_ TMS	SDIN_ TDI

# **1.2 Pin Descriptions**

**Table 1-1: Pin Descriptions** 

Pin Number	Name	Timing	Туре	Description		
B3, A2, A1, B2, B1, C2, C1, C3, D1, D2	DIN[19:10]			PARALLEL DATA BUS.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.		
			Input	20-bit mode 20BIT/10BIT = HIGH	Data Stream 1/Luma data input in SMPTE mode (SMPTE_BYPASS = HIGH) Data input in data through mode (SMPTE_BYPASS = LOW)	
				10-bit mode 20BIT/ <del>10BIT</del> = LOW	Multiplexed Data Stream 1/Luma and Data Stream 2/Chroma data input in SMPTE mode (SMPTE_BYPASS = HIGH)	
					Data input in data through mode (SMPTE_BYPASS = LOW)	
					DVB-ASI data input in DVB-ASI mode (SMPTE_BYPASS = LOW) (DVB_ASI = HIGH)	
		Synch- ronous Inp With PCLK		PARALLEL DATA TIMINO	3.	
					t Logic parameters in the DC Electrical logic level threshold and compatibility.	
A3	F/DE		Input	DETECT_TRS is set LOW. TRS signals for the entir (IOPROC_EN/DIS must a The F signal should be s should be set LOW for a progressive scan system	set HIGH for the entire period of field 2 and all lines in field 1 and for all lines in	
				TIM_861 = HIGH: The DE signal is used to DETECT_TRS is set LOW. blanking. See Section 4.	indicate the active video period when  DE is HIGH for active data and LOW for  and Section 4.3.2 for timing details.  when DETECT_TRS = HIGH.	

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description	
				PARALLEL DATA TIMING	
					Logic parameters in the DC Electrical logic level threshold and compatibility.
			Input		ndicate the portion of the video line data, when DETECT_TRS is set LOW.
Α4	H/HSYNC	Synch- ronous with		The signal goes LOW at goes HIGH after the last The H signal should be s	OW for the active portion of the video line, the first active pixel of the line, and then active pixel of the line. et HIGH for the entire horizontal blanking AV and SAV TRS words, and LOW otherwise
		PCLK		TRS Based Blanking (H_C	CONFIG = 1 <sub>h</sub> )
					et HIGH for the entire horizontal blanking ne H bit in the received TRS ID words, and
				TIM_861 = HIGH:	tes horizontal timing. See Section 4.3.
			When DETECT_TRS is HIG	GH, this pin is ignored at all times. H and TIM_861 is set HIGH, the DETECT_TRS	
A5, E1, G10, K8	CORE_VDD		Input Power	Power supply connection digital.	n for digital core logic. Connect to 1.2V DC
A6, B6	PLL_VDD		Input Power	Power supply pin for PLI	L. Connect to 1.2V DC analog.
A7	LF		Analog Output	Loop Filter component c	connection.
A8	VBG		Output	Bandgap voltage filter c	onnection.
A9, D6, D7, D8, H7, J4, J5, J6, J7, K4, K5, K6, K7	RSV		-	These pins are reserved a	and should be left unconnected.
A10	A_VDD		Input Power	VDD for sensitive analog	g circuitry. Connect to +3.3VDC analog.
				PARALLEL DATA BUS CLO	OCK.
					Logic parameters in the DC Electrical logic level threshold and compatibility.
				3G 20-bit mode	PCLK @ 148.5MHz
				3G 10-bit mode DDR	PCLK @ 148.5MHz
B4	PCLK		Input	HD 20-bit mode	PCLK @ 74.25MHz
				HD 10-bit mode	PCLK @ 148.5MHz
				SD 20-bit mode	PCLK @ 13.5MHz
				SD 10-bit mode	PCLK @ 27MHz
				DVB-ASI mode	PCLK @ 27MHz

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
B5, C5, D5, E2, E5, E6, F4, F5, F6, F7, G9, H5, H6	CORE_GND		Input Power	Reserved. Connect to CORE_GND.
В7	VCO_VDD		Input Power	Power pin for VCO. Connect to 1.2V DC analog followed by an RC filter (see Typical Application Circuit on page 76). VCO_VDD is nominally 0.7V.
B8	VCO_GND		Input Power	Ground connection for VCO. Connect to analog GND.
B9, B10	A_GND		Input Power	GND pins for sensitive analog circuitry. Connect to analog GND.
		Synch-		PARALLEL DATA TIMING.  Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.  TIM_861 = LOW:  The V signal is used to indicate the portion of the video field/frame that is used for vertical blanking, when DETECT_TRS is set LOW.
C4	V/VSYNC	ronous with PCLK	Input	The V signal should be set HIGH for the entire vertical blanking period and should be set LOW for all lines outside of the vertical blanking interval.
				The V signal is ignored when DETECT_TRS = HIGH.  TIM_861 = HIGH:
				The VSYNC signal indicates vertical timing. See Section 4.3 for timing details.
				The VSYNC signal is ignored when DETECT_TRS = HIGH.
C6, C7, C8	PLL_GND		Input Power	Ground connection for PLL. Connect to analog GND.
C9, D9, E9, F9	CD_GND		Input Power	Ground connection for the serial digital cable driver. Connect to analog GND.
				Serial Data Output Signal.
C10, D10	SDO, <del>SDO</del>		Output	Serial digital output signal operating at 2.97Gb/s, 2.97/1.001Gbs, 1.485Gb/s, 1.485 /1.001Gb/s or 270Mb/s.
C10, D10	350, 350		Output	The slew rate of the output is automatically controlled to meet SMPTE ST 424, SMPTE ST 292 and SMPTE ST 259 specifications according to the setting of the RATE_SEL0 and RATE_SEL1 pins.
D3	STANDBY		Input	Standby input.
	ומסמו		πρατ	HIGH to place the device in Standby mode.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
D4	SDO_EN/DIS		Input	Used to enable or disable the serial digital output stage.
			·	When SDO_EN/DIS is LOW, the serial digital output signals SDO and SDO are disabled and become high impedance.
				When SDO_EN/DIS is HIGH, the serial digital output signals SDO an SDO are enabled.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing Type	Description				
				Input Logic para le for logic level t	meters in the DC Electrical hreshold and compatibility. ta rate.		
E3, E4	RATE_SEL0,	Input	RATE_SEL0	RATE_SEL1	Data Rate		
L3, L4	RATE_SEL1	mpac	0	0	1.485 or 1.485/1.001Gb/s		
			0	1	2.97 or 2.97/1.001Gb/s		
			1	x	270Mb/s		
			COMMUNICATION	I SIGNAL INPUT.			
					meters in the DC Electrical hreshold and compatibility.		
E7	TDI	Input	Dedicated JTAG pi	n.			
			Test data in.				
			This pin is used to JTAG/HOST pin is I		ta into the device when the		
			COMMUNICATION SIGNAL INPUT.				
			Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.				
E8	TMS	Input	Dedicated JTAG pi	n.			
			Test mode start.				
			This pin is JTAG Te JTAG test when th		d to control the operation of the is LOW.		
E10	CD_VDD	Input Powe	r Power for the serie	al digital cable dri	ver. Connect to +3.3V DC analog.		
			PARALLEL DATA B	US.			
					meters in the DC Electrical hreshold and compatibility.		
			In 10-bit mode, th	In 10-bit mode, these pins are not used.			
F1, F2, H1, H2, J1, J2,				SMPTE	ream 2/Chroma data input in mode SMPTE_BYPASS = HIGH SI = LOW		
K1, K2, J3, K3	DIN[9:0]	Input	20-bit mode 20BIT/10BIT = HIG	SMPTE_	put in data through mode BYPASS = LOW SI = LOW		
				SMPTE_	ed in DVB-ASI mode _BYPASS = LOW SI = HIGH		
				10-bit mode 20BIT/10BIT = LOV	V Not use	ed.	

www.semtech.com

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
				CONTROL SIGNAL INPUT.
			Input	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
F3	DETECT_TRS			Used to select external HVF timing mode or TRS extraction timing mode.
				When DETECT_TRS is LOW, the device extracts all internal timing from the supplied H:V:F or CEA-861 timing signals, dependent on the status of the TIM861 pin.
				When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.
				COMMUNICATION SIGNAL OUTPUT.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
F8	TDO		Output	Dedicated JTAG pin.
				JTAG Test Data Output.
				This pin is used to shift results from the device when the JTAG/HOS pin is LOW.
F10	RSET		Input	An external 1% resistor connected to this input is used to set the SDO/SDO output signal amplitude.
G1, H10	IO_VDD		Input Power	Power connection for digital I/O. Connect to +3.3V or +1.8V DC digital.
G2, H9	IO_GND		Input Power	Ground connection for digital I/O. Connect to digital GND.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to select external CEA-861 timing mode.
G3	TIM_861		Input	When DETECT_TRS is LOW and TIM-861 is LOW, the device extracts all internal timing from the supplied H:V:F timing signals.
				When DETECT_TRS is LOW and TIM-861 is HIGH, the device extracts all internal timing from the supplied HSYNC, VSYNC, DE timing signals.
				When DETECT_TRS is HIGH, the device extracts all internal timing from TRS signals embedded in the supplied video stream.
				CONTROL SIGNAL INPUT.
G4	20bit/10bit		Input	Please refer to the Input Logic parameters in the DC Electrical
				Characteristics table for logic level threshold and compatibility.  Used to select the input bus width.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
<b>6-</b>	<b></b>			Used to enable/disable the DVB-ASI data transmission.
G5	DVB_ASI		Input	When DVB_ASI is set HIGH and SMPTE_BYPASS is set LOW, then the device will carry out DVB-ASI word alignment, I/O processing and transmission.
				When SMPTE_BYPASS and DVB_ASI are both set LOW, the device operates in data-through mode.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to enable / disable all forms of encoding / decoding, scrambling and EDH insertion.
G6	SMPTE_BYPASS		Input	When set LOW, the device operates in data through mode (DVB_ASI= LOW), or in DVB-ASI mode (DVB_ASI = HIGH).
				No SMPTE scrambling takes place and none of the I/O processing features of the device are available when SMPTE_BYPASS is set LOW.
				When set HIGH, the device carries out SMPTE scrambling and I/O processing.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
G7	IOPROC_EN/DIS		Input	Used to enable or disable the I/O processing features.
-			put	When IOPROC_EN/DIS is HIGH, the I/O processing features of the device are enabled. When IOPROC_EN/DIS is LOW, the I/O processing features of the device are disabled.
				Only applicable in SMPTE mode.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Used to reset the internal operating conditions to default settings and to reset the JTAG sequence.
				Normal mode (JTAG/ $\overline{HOST}$ = LOW).
G8	RESET		Input	When LOW, all functional blocks will be set to default conditions and all input and output signals become high impedance.
				When HIGH, normal operation of the device resumes.
				JTAG test mode (JTAG/HOST = HIGH).
				When LOW, all functional blocks will be set to default and the JTAG test sequence will be reset.
				When HIGH, normal operation of the JTAG test sequence resumes.
				CONTROL SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
НЗ	ANC_BLANK		Input	When ANC_BLANK is LOW, the Luma and Chroma input data is set to the appropriate blanking levels during the H and V blanking intervals.
				When $\overline{\text{ANC\_BLANK}}$ is HIGH, the blanking function is disabled.
				Only applicable in SMPTE mode.
				STATUS SIGNAL OUTPUT.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
H4	LOCKED		Output	PLL lock indication.
				HIGH indicates PLL is locked.
				LOW indicates PLL is not locked.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
				CONTROL SIGNAL INPUT.  Please refer to the Input Logic parameters in the DC Electrical
				Characteristics table for logic level threshold and compatibility.
Н8	JTAG/ <del>HOST</del>		Input	Used to select JTAG test mode or host interface mode.  When JTAG/HOST is HIGH, the host interface port is configured for JTAG test.
				When JTAG/HOST is LOW, normal operation of the host interface port resumes and the separate JTAG pins become the JTAG port.
				COMMUNICATION SIGNAL INPUT.
J8	TCK		Input	Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility. JTAG Serial Data Clock Signal.
				This pin is the JTAG clock when the JTAG/HOST pin is LOW.
				COMMUNICATION SIGNAL OUTPUT.
				Please refer to the Output Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
			Output	Shared JTAG/HOST pin. Provided for compatibility with the GS1582 Serial Data Output/Test Data Output.
				Host Mode (JTAG/ <del>HOST</del> = LOW)  This pin operates as the host interface serial output, used to read status and configuration information from the internal registers o the device.
J9	SDOUT_TDO			JTAG Test Mode (JTAG/HOST = HIGH) This pin is used to shift test results and operates as the JTAG test data output, TDO (for new designs, use the dedicated JTAG port).
				<b>Note:</b> If the host interface is not being used leave this pin unconnected.
				IO_VDD = +3.3V Drive Strength = 12mA
				IO_VDD = +1.8V Drive Strength = 4mA
				COMMUNICATION SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Shared JTAG/HOST pin. Provided for pin compatibility with GS1582
				Serial data clock signal.
J10	SCLK_TCK	I	Input	Host Mode (JTAG/HOST = LOW)  SCLK_TCK operates as the host interface burst clock, SCLK.  Command and data read/write words are clocked into the device synchronously with this clock.
				JTAG Test Mode (JTAG/HOST = HIGH) This pin is the TEST MODE START pin, used to control the operatio of the JTAG test clock, TCK (for new designs, use the dedicated JTA port).
				<b>Note:</b> If the host interface is not being used, tie this pin HIGH.

Table 1-1: Pin Descriptions (Continued)

Pin Number	Name	Timing	Туре	Description
				COMMUNICATION SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Chip select / test mode start.
К9	CS_TMS		Input	JTAG Test mode (JTAG/ <del>HOST</del> = HIGH)  CS_TMS operates as the JTAG test mode start, TMS, used to control the operation of the JTAG test, and is active HIGH (for new designs, use the dedicated JTAG port).
				Host mode (JTAG/ $\overline{\text{HOST}}$ = LOW), $\overline{\text{CS}}$ _TMS operates as the host interface Chip Select, $\overline{\text{CS}}$ , and is active LOW.
				COMMUNICATION SIGNAL INPUT.
				Please refer to the Input Logic parameters in the DC Electrical Characteristics table for logic level threshold and compatibility.
				Shared JTAG/HOST pin. Provided for pin compatibility with GS1582.
K10	SDIN_TDI		Input	Serial data in/test data in.
				In JTAG mode, this pin is used to shift test data into the device (for new designs, use the dedicated JTAG port).
				In host interface mode, this pin is used to write address and configuration data words into the device.

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings** 

Parameter	Value/Units
Supply Voltage, Digital Core (CORE_VDD)	-0.3V to +1.5V
Supply Voltage, Digital I/O (IO_VDD)	-0.3V to +3.6V
Supply Voltage, Analog +1.2V (PLL_VDD, VCO_VDD)	-0.3V to +1.5V
Supply Voltage, Analog +3.3V (CD_VDD, A_VDD)	-0.3V to +3.6V
Input Voltage Range (RSET)	-0.3V to (CD_VDD + 0.3)V
Input Voltage Range (VBG)	-0.3V to (A_VDD + 0.3)V
Input Voltage Range (LF)	-0.3V to (PLL_VDD + 0.3)V
Input Voltage Range (digital inputs)	-2.0V to +5.25V
Storage Temperature Range	-40°C to +125°C
Peak Reflow Temperature (JEDEC J-STD-020C)	260°C
ESD Sensitivity, HBM (JESD22-A114)	2kV

**Note:** Absolute Maximum Ratings are those values beyond which damage may occur. Functional operation outside of the ranges shown in Table 2-1 is not implied.

## 2.2 Recommended Operating Conditions

**Table 2-2: Recommended Operating Conditions** 

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Operating Temperature Range, Ambient	T <sub>A</sub>	-	-20	_	85	°C	-
Supply Voltage, Digital Core	CORE_VDD	-	1.14	1.2	1.26	V	=
Supply Voltage, Digital I/O	IO VDD	+1.8V mode	1.71	1.8	1.89	V	=
Supply Voltage, Digital I/O	10_400	+3.3V mode	3.13	3.3	3.47	V	=
Supply Voltage, PLL	PLL_VDD	-	1.14	1.2	1.26	V	-
Supply Voltage, VCO	VCO_VDD	-	_	0.7	_	V	1
Supply Voltage, Analog	A_VDD	-	3.13	3.3	3.47	V	_
Supply Voltage, CD	CD_VDD	-	3.13	3.3	3.47	V	-
Operating Temperature Range	-	-	-20	-	85	°C	2

**Table 2-2: Recommended Operating Conditions (Continued)** 

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
Functional Temperature Range	-	-	-40	-	85	°C	2

#### Notes:

- 1. This is 0.7V rather than 1.2V because there is a voltage drop across an external  $105\Omega$  resistor. See Typical Application Circuit on page 76.
- 2. Operating Temperature Range guarantees the parameters given in the DC Electrical Characteristics and AC Electrical Characteristics. Functional Temperature Range guarantees a device start-up.

### 2.3 DC Electrical Characteristics

**Table 2-3: DC Electrical Characteristics** 

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
		10bit 3G	_	110	170	mA	-
		20bit 3G	_	110	170	mA	_
+1.2V Supply Current	$I_{1V2}$	10/20bit HD	_	90	150	mA	-
		10/20bit SD	-	75	120	mA	-
		DVB_ASI	-	75	120	mA	-
		10bit 3G	_	10	15	mA	_
		20bit 3G	-	10	15	mA	-
+1.8V Supply Current	I <sub>1V8</sub>	10/20bit HD	_	10	25	mA	_
		10/20bit SD	-	3	10	mA	-
		DVB_ASI	-	3	10	mA	-
		10bit 3G	_	80	100	mA	_
		20bit 3G	-	80	100	mA	-
+3.3V Supply Current	$I_{3V3}$	10/20bit HD	-	80	100	mA	-
		10/20bit SD	_	70	90	mA	_
		DVB_ASI	_	70	90	mA	_
		10bit 3G	_	350	510	mW	_
		20bit 3G	_	350	510	mW	_
		10/20bit HD	_	330	490	mW	_
Total Device Power (IO_VDD = 1.8V)	P <sub>1D8</sub>	10/20bit SD	_	300	450	mW	-
		DVB_ASI	_	300	410	mW	-
		Reset	_	200	_	mW	-
		Standby	_	100	180	mW	1

### **Table 2-3: DC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
		10bit 3G	_	370	510	mW	_
		20bit 3G	_	380	520	mW	-
		10/20bit HD	_	370	500	mW	-
Total Device Power (IO VDD = +3.3V)	$P_{3D3}$	10/20bit SD	_	320	450	mW	-
(10_100 10101)		DVB_ASI		320	450	mW	_
		Reset	_	230	_	mW	_
		Standby		110	180	mW	1
Digital I/O							
Input Logic LOW	V <sub>IL</sub>	+3.3V or +1.8V operation	IO_VSS-0.3	_	0.3 x IO_VDD	V	_
Input Logic HIGH	V <sub>IH</sub>	+3.3V or +1.8V operation	0.7 x IO_VDD	_	IO_VDD+0.3	V	_
Output Logic LOW	W	IOL=5mA, +1.8V operation			0.2	V	_
Output Logic LOW	$V_{OL}$	IOL=8mA, +3.3V operation	_	_	0.4	V	-
0.4	W	IOH=-5mA, +1.8V operation	1.4	_	-	V	-
Output Logic HIGH	V <sub>OH</sub>	IOH=-8mA, +3.3V operation	2.4	-	-	V	_
Serial Output							
Serial Output Common Mode Voltage	V <sub>CMOUT</sub>	75 $\Omega$ load, R <sub>SET</sub> = 750 $\Omega$ SD and HD mode	-	CD_VDD - (V <sub>SDD</sub> /2)	-	V	-

#### Note:

<sup>1.</sup> Devices manufactured prior to April 1, 2011 consume 150mW of power in Standby mode.

### 2.4 AC Electrical Characteristics

**Table 2-4: AC Electrical Characteristics** 

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Тур	Max	Units	Notes
System							
	-	3G bypass (PCLK = 148.5MHz)	-	54	-	PCLK	-
	_	3G SMPTE (PCLK = 148.5MHz)	_	95	-	PCLK	_
	_	3G IOPROC disabled 20-bit mode (PCLK = 148.5MHz)	-	94	-	PCLK	-
	-	HD bypass (PCLK = 74.25MHz)	-	54	-	PCLK	_
Davies Latence	_	HD SMPTE (PCLK = 74.25MHz)	-	95	-	PCLK	_
Device Latency	_	HD IOPROC disabled 10-bit mode (PCLK = 74.25MHz)		98			
	_	SD bypass (PCLK = 27MHz)	-	54	-	PCLK	_
	-	SD SMPTE (PCLK = 27MHz)	-	112		PCLK	_
	_	SD IOPROC disabled 10-bit mode (PCLK = 27MHz)	-	94	_	PCLK	-
		DVB-ASI	-	52	-	PCLK	-
Reset Pulse Width	t <sub>reset</sub>	_	1	_	-	ms	_
Parallel Input							
Parallel Clock Frequency	f <sub>PCLK</sub>	_	13.5	_	148.5	MHz	
Parallel Clock Duty Cycle	DC <sub>PCLK</sub>	-	40	_	60	%	
Input Data Setup Time	t <sub>su</sub>	50% levels; +3.3V or	1.2	-	-	ns	1
Input Data Hold Time	t <sub>ih</sub>	1.8V operation	0.8	-	-	ns	1
Serial Digital Output							
		-	-	2.97	_	Gb/s	_
	•	-	-	2.97/1.001	-	Gb/s	-
Serial Output Data Rate	DR <sub>SDO</sub>	-	-	1.485	-	Gb/s	-
		_	_	1.485/1.001	-	Gb/s	-
	•	_	_	270	-	Mb/s	
Serial Output Swing	$V_{SDD}$	$R_{SET} = 750\Omega$ $75\Omega$ load	750	800	850	${\sf mV_{pp}}$	_
Serial Output Rise/Fall Time	trf <sub>SDO</sub>	3G/HD mode	-	120	135	ps	-
Serial Output Rise/Fall Time 20% ~ 80%	trf <sub>SDO</sub>	SD mode	400	660	800	ps	-
Mismatch in rise/fall time	$\Delta t_p \Delta t_f$	-	_	-	35	ps	
Duty Cycle Distortion	_	_	_	_	5	%	2

### **Table 2-4: AC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	1	Тур	Max	Units	Notes
0	-	3G/HD mode	_		5	10	%	2
Overshoot		SD mode	-		3	8	%	2
Output Poturn Loss	ORL	1.485GHz - 2.97GHz	-		-12	-	dB	3
Output Return Loss	OKL	5 MHz - 1.485 GHz	-		-18	-	dB	3
		Pseudorandom and SMPTE Colour Bars 3G signal	-		40	68	ps	4, 6
Serial Output Intrinsic Jitter	t <sub>OJ</sub>	Pseudorandom and SMPTE Colour Bars HD signal	_		50	95	ps	4, 6
		Pseudorandom and SMPTE Colour Bars SD signal	-		200	400	ps	5
GSPI								
GSPI Input Clock Frequency	f <sub>SCLK</sub>		_		_	80	MHz	_
GSPI Input Clock Duty Cycle	DC <sub>SCLK</sub>	50% levels +3.3V or +1.8V	40		50	60	%	_
GSPI Input Data Setup Time	-	operation	1.5		_	_	ns	_
GSPI Input Data Hold Time	-	· ·	1.5		_	-	ns	-
GSPI Output Data Hold Time	-	15pF load	1.5		-	-	ns	-
CS low before SCLK rising edge	t <sub>0</sub>	50% levels +3.3V or +1.8V operation	1.5		-	_	ns	-
Time between end of			PCLK (MHz)	ns				
command word (or data in		50% levels	unlocked	445				
Auto-Increment mode) and the first SCLK of the	t <sub>4</sub>	+3.3V or +1.8V	13.5	74.2	_	_	ns	-
following data word - write		operation	27.0	37.1				
cycle			74.25	13.5				
			148.5	6.7				
Time between end of			PCLK (MHz)	ns				
command word (or data in		50% levels	unlocked	1187				
Auto-Increment mode) and	<b>t</b> <sub>5</sub>	+3.3V or +1.8V	13.5	297	_	_	ns	_
the first SCLK of the following data word - read		operation	27.0	148.4				
cycle			74.25	53.9				
			148.5	27				

#### **Table 2-4: AC Electrical Characteristics (Continued)**

 $V_{CC}$  = +3.3V ±5%,  $T_A$  = -20°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min		Тур	Max	Units	Notes
CS high after SCLK falling		50% levels +3.3V or +1.8V operation	PCLK (MHz)	ns		-	ns	
	t <sub>7</sub>		unlocked	445	-			
			13.5	74.2				_
edge			27.0	37.1				
			74.25	13.5				
			148.5	6.7				

#### Notes:

- 1. Input setup and hold time is dependent on the rise and fall time on the parallel input. Parallel clock and data with rise time or fall time greater than 500ps require larger setup and hold times.
- 2. Single Ended into  $75\Omega$  external load.
- 3. ORL depends on board design.
- 4. Alignment Jitter = measured from 100kHz to serial data rate/10.
- 5. Alignment Jitter = measured from 1kHz to 27MHz.
- 6. This is the maximum jitter for a BER of 10-12. The equivalent jitter value as per RP184 is 40ps max.

# 3. Input/Output Circuits




Figure 3-1: Differential Output Stage (SDO/SDO)




Figure 3-2: Digital Input Pin (20bit/10bit, ANC\_BLANK, DETECT\_TRS, DVB\_ASI, RATE\_SEL0, SMPTE\_BYPASS, RATE\_SEL1, TIM\_861, F/DE, H/HSYNC, PCLK, V/VSYNC)




Figure 3-3: Digital Input Pin with Schmitt Trigger (RESET)




Figure 3-4: Digital Input Pin with weak pull-down - maximum pull-down current <110 $\mu$ A (JTAG/HOST, STANDBY, SCLK\_TCK, SDIN\_TDI, TCK, TDI)




Figure 3-5: Digital Input Pin with weak pull-up - maximum pull-up current <110 $\mu$ A (CS\_TMS, SDO\_EN/DIS, TMS)




Figure 3-6: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to input at all times except in test mode. (DIN0, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN1)




Figure 3-7: Bidirectional Digital Input/Output Pin with programmable drive strength. These pins are configured to output at all times except in reset mode. (LOCKED, SDOUT\_TDO, TDO)




Figure 3-8: VBG




Figure 3-9: Loop Filter