

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









GS2974B HD-LINX™ III Adaptive Cable Equalizer

Features

- SMPTE 424M, SMPTE 292M, 344M and SMPTE 259M compliant
- Automatic cable equalization
- Multi-standard operation from 143Mb/s to 2.97Gb/s
- Supports DVB-ASI at 270Mb/s
- Small footprint (4mm x 4mm)
- Pb-free and RoHS compliant
- Manual bypass (useful for low data rates with slow rise/fall times)
- Performance optimized for 1.485Gb/s and 2.97Gb/s
- Typical equalized length of Belden 1694A cable: 140m at 2.97Gb/s, 230m at 1.485Gb/s, and 250m at 270Mb/s
- 50Ω differential output (internal 50Ω pull-ups)
- Programmable mute based on max cable length adjust
- Single 3.3V power supply operation
- Operating temperature range: 0°C to +70°C
- Footprint compatible with GS2974A and GS1574A

Applications

• SMPTE 424M, SMPTE 292M and SMPTE 259M Coaxial Cable Serial Digital Interfaces.

Description

The GS2974B is a high-speed BiCMOS integrated circuit designed to equalize and restore signals received over 75Ω co-axial cable.


The GS2974B is designed to support SMPTE 424M, SMPTE 292M and SMPTE 259M, and is optimized for performance at 1.485Gb/s and 2.97Gb/s.

The GS2974B features DC restoration to compensate for the DC content of SMPTE pathological test patterns.

A voltage programmable mute threshold (MCLADJ), applicable for SD mode (refer to Section 4.3), is included to allow muting of the GS2974B output when an approximate selected cable length is reached for SMPTE 259M signals. This feature allows the GS2974B to distinguish between low amplitude SD-SDI signals and noise at the input of the device. The serial digital outputs of the GS2974B may be forced to a mute state by applying a voltage to the MUTE pin.

Power consumption is typically 215mW using a 3.3V power supply. The GS2974B is lead-free, and the encapsulation compound does not contain halogenated flame retardant.

This component and all homogeneous subcomponents are RoHS compliant.



GS2974B Functional Block Diagram

Revision History

| Version | ECR | PCN | Date | Changes and/or Modifications | |
|---------|--------|-----|------------------|--|--|
| 3 | 151788 | - | April 2009 | Corrected 250pc part number in 6.6 Ordering Information. | |
| 2 | 151333 | _ | January 2009 | Added 2500pc reel size to 6.6 Ordering Information. Added the maximum power consumption in Table 2-1: DC Electrical Characteristics. Changed the Output Voltage Swing from 550mV _{p-p} to 600mV _{p-p} in Table 2-2: AC Electrical Characteristics. | |
| 1 | 149533 | - | April 2008 | Converted to Data Sheet. Updated documer format. Re-wrote section 4.3 Programmable Maximum Cable Length Adjust (MCLADJ). Added Tape and Reel to 6.6 Ordering Information. | |
| 0 | 148227 | - | November 2007 | Converted to Preliminary Data Sheet. Changed Input ESD Voltage to 4kV in 2.1 Absolute Maximum Ratings. Replaced 5.3 Typical Application Circuit. | |
| В | 146732 | - | August 2007 | Addition of High Gain Adaptive Cable Equalizers on page 12, and removal of Typical Application Circuit on page 13. | |
| А | 145689 | - | July 2007 | New document. | |



Contents

| Features | 1 |
|---|----|
| Applications | 1 |
| Description | 1 |
| Revision History | 2 |
| 1. Pin Out | 4 |
| 1.1 GS2974B Pin Assignment | 4 |
| 1.2 GS2974B Pin Descriptions | 4 |
| 2. Electrical Characteristics | 6 |
| 2.1 Absolute Maximum Ratings | 6 |
| 2.2 DC Electrical Characteristics | 6 |
| 2.3 AC Electrical Characteristics | 7 |
| Test Circuit | 8 |
| 3. Input/Output Circuits | 8 |
| 4. Detailed Description | 9 |
| 4.1 Serial Digital Inputs | 9 |
| 4.2 Cable Equalization | 10 |
| 4.3 Programmable Maximum Cable Length Adjust (MCLADJ) | 10 |
| 4.4 Mute and Carrier Detect | 11 |
| 5. Application Information | 12 |
| 5.1 High Gain Adaptive Cable Equalizers | |
| 5.2 PCB Layout | 12 |
| 5.3 Typical Application Circuit | 13 |
| 6. Package & Ordering Information | 14 |
| 6.1 Package Dimensions | 14 |
| 6.2 Packaging Data | 14 |
| 6.3 Recommended PCB Footprint | 15 |
| 6.4 Marking Diagram | 15 |
| 6.5 Solder Reflow Profiles | 16 |
| 6.6 Ordering Information | 16 |



1. Pin Out

1.1 GS2974B Pin Assignment




Figure 1-1: 16-Pin QFN

1.2 GS2974B Pin Descriptions

Table 1-1: GS2974B Pin Descriptions

| Pin Number | Name | Timing | Туре | Description |
|------------|---------------------|--------------------|-------|---|
| 1, 4 | VEE_A | Analog | Power | Most negative power supply for analog circuitry. Connect to GND. |
| 2, 3 | SDI, SDI | Analog | Input | Serial digital differential input. |
| 5, 6 | AGC, AGC | Analog | - | External AGC capacitor. Connect pin 5 and pin 6 together as shown in the Typical Application Circuit on page 13. |
| 7 | BYPASS | Not Synchronous | Input | Forces the Equalizing and DC RESTORE stages into bypass mode when HIGH. No equalization occurs in this mode. |
| 8 | MCLADJ | Analog | Input | Maximum cable length adjust. Adjusts the approximate maximum amount of cable to be equalized. See Section 4.3. and Section 4.4 |
| 9 | VEE_D | Analog | Power | Most negative power supply for the digital circuitry and output buffer. Connect to GND. |



Table 1-1: GS2974B Pin Descriptions (Continued)

| Pin Number | Name | Timing | Туре | Description |
|------------|------------|--------------------|--------|--|
| 10, 11 | SDO, SDO | Analog | Output | Equalized serial digital differential output. |
| 12 | VEE_D | Analog | Power | Most negative power supply for the digital circuitry and output buffer. Connect to GND. |
| 13 | VCC_D | Analog | Power | Most positive power supply for the digital I/O pins of the device. Connect to +3.3V DC. |
| 14 | MUTE | Not Synchronous | Input | CONTROL SIGNAL INPUT levels are LVCMOS/LVTTL compatible. (3.3V Tolerant) Controls output behaviour on SDO and SDO See Section 4.4. |
| 15 | CD | Not Synchronous | Output | STATUS SIGNAL OUTPUT Signal levels are LVCMOS/LVTTL compatible. Indicates the presence of a good input signal. See Section 4.4. |
| 16 | VCC_A | Analog | Power | Most positive power supply for the analog circuitry of the device. Connect to +3.3V DC. |
| _ | Center Pad | _ | Power | Internally bonded to VEE_A. |



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

| Parameter | Value | |
|---------------------------------|---------------------------------|--|
| Supply Voltage | -0.3V to +3.6V DC | |
| Input ESD Voltage | 4kV | |
| Storage Temperature Range | -50°C < T _s < 125°C | |
| Input Voltage Range (any input) | -0.3 to (V _{CC} +0.3)V | |
| Operating Temperature Range | 0°C to 70°C | |
| Solder Reflow Temperature | 260°C | |

2.2 DC Electrical Characteristics

Table 2-1: DC Electrical Characteristics

 V_{CC} = 3.3V ±5%, T_A = 0°C to 70°C, unless otherwise shown

| Parameter | Symbol | Conditions | Min | Тур | Max | Units | Notes |
|--|---------------------|---------------------------|-------|--|-------|-------|-------|
| Supply Voltage | V _{CC} | - | 3.135 | 3.3 | 3.465 | V | ±5% |
| Power Consumption | P _D | T _A = 25°C | _ | 215 | 334 | mW | _ |
| Supply Current | Is | T _A = 25°C | _ | 65 | _ | mA | _ |
| Output Common Mode Voltage | V _{CMOUT} | T _A = 25°C | - | V _{CC} - ΔV _{SDO} /2 | _ | V | - |
| Input Common Mode Voltage | V _{CMIN} | T _A = 25°C | - | 1.75 | - | V | - |
| MCLADJ DC Voltage (to mute signal) | - | 0m, T _A = 25°C | - | 3.2 | - | V | - |
| MCLADJ Range | _ | T _A = 25°C | - | 0.5 | - | V | - |
| CD Output Voltage | V _{CD(OH)} | Carrier not present | 2.4 | - | - | V | - |
| | V _{CD(OL)} | Carrier present | _ | _ | 0.4 | V | _ |
| Mute Input Voltage Required to Force Outputs to Mute | V_{Mute} | Min to Mute | 2.0 | - | - | V | - |
| Mute Input Voltage Required to Force Outputs Active | V_{Mute} | Max to Activate | _ | - | 0.8 | V | _ |



2.3 AC Electrical Characteristics

Table 2-2: AC Electrical Characteristics

 V_{CC} = 3.3V ±5%, T_A = 0°C to 70°C, unless otherwise shown

| Parameter | Symbol | Conditions | Min | Тур | Max | Units | Notes |
|--|---|---|-----|------|------|-------------------|-------|
| Serial input data rate | DR _{SDO} | _ | 143 | _ | 2970 | Mb/s | - |
| Input Voltage Swing | ΔV_{SDI} $T_A = 25$ °C, differential, 270Mb/s and 1.485Gb/s | | 720 | 800 | 950 | mV_{p-p} | 1 |
| | | T _A =25°C, differential, 2.97Gb/s | 720 | 800 | 880 | mV _{p-p} | 1 |
| Output Voltage Swing | ΔV_{SDO} | 100 Ω load, T _A =25°C, differential | 600 | 750 | 1050 | mV _{p-p} | - |
| Output Jitter of Various Cable Lengths and Data | - | 270Mb/s Belden 1694A: 0-200m | - | - | 0.2 | UI | 2 |
| Rates | _ | 270Mb/s Belden 1694A: 200-250m | - | 0.2 | - | UI | 4 |
| | _ | 1.485Gb/s Belden 1694A: 0-160m | - | _ | 0.25 | UI | 2 |
| | _ | 1.485Gb/s Belden 1694A: 160-230m | - | 0.3 | _ | UI | 4 |
| | _ | 2.97Gb/s Belden 1694A: 0-120m | - | - | 0.4 | UI | 2 |
| | _ | 2.97Gb/s Belden 1694A: 120-140m | - | 0.4 | - | UI | 4 |
| Output Rise/Fall time | _ | 20% - 80% | 40 | 80 | 220 | ps | - |
| Mismatch in rise/fall time | _ | - | - | _ | 30 | ps | - |
| Duty cycle distortion | - | _ | - | - | 30 | ps | - |
| Overshoot | - | - | - | - | 10 | % | - |
| Input Return Loss | - | - | 15 | 21 | - | dB | 3 |
| Input Resistance | - | single ended | - | 1.52 | - | kΩ | _ |
| Input Capacitance | - | single ended | - | 1 | - | pF | _ |
| Output Resistance – single ended | | - | 50 | - | Ω | _ | |

NOTES:

- 1. 0m cable length.
- 2. All parts are production tested. In order to guarantee jitter over the full range of specification ($V_{CC} = 3.3V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$, and 720-880mV launch swing from the SDI cable driver) the recommended applications circuit must be used.
- 3. Tested on CB2974B board from 5MHz to 3GHz.
- 4. Based on characterization data using the recommended applications circuit, at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$ and 800mV launch swing from the SDI cable driver.



Test Circuit




Figure 2-1: Test Circuit

3. Input/Output Circuits




Figure 3-1: Input Equivalent Circuit

Figure 3-2: MCLADJ Equivalent Circuit





Figure 3-3: Output Circuit






Figure 3-4: MUTE and BYPASS Circuits

Figure 3-5: CD Circuit

4. Detailed Description

The GS2974B is a high speed BiCMOS IC designed to equalize serial digital signals.

The GS2974B can equalize 3Gb/s, HD and SD serial digital signals, and will typically equalize 140m of Belden 1694A cable at 2.97Gb/s, 230m at 1.485Gb/s and 250m at 270Mb/s. The GS2974B is powered from a single +3.3V power supply and consumes approximately 215mW of power.

4.1 Serial Digital Inputs

The Serial Data Signal may be connected to the input pins (\overline{SDI}) in either a differential or single ended configuration. AC coupling of the inputs is recommended, as the SDI and \overline{SDI} inputs are internally biased at approximately 1.8V.



4.2 Cable Equalization

The input signal passes through a variable gain equalizing stage whose frequency response closely matches the inverse of the cable loss characteristic. In addition, the variation of the frequency response with control voltage imitates the variation of the inverse cable loss characteristic with cable length.

The edge energy of the equalized signal is monitored by a detector circuit which produces an error signal corresponding to the difference between the desired edge energy and the actual edge energy. This error signal is integrated by both an internal and an external AGC filter capacitor providing a steady control voltage for the gain stage. As the frequency response of the gain stage is automatically varied by the application of negative feedback, the edge energy of the equalized signal is kept at a constant level which is representative of the original edge energy at the transmitter. The equalized signal is also DC restored, effectively restoring the logic threshold of the equalized signal to its correct level independent of shifts due to AC coupling. The digital output signals have a nominal voltage of 750mV_{pp} differential, or 375mV_{pp} single ended when terminated with 50Ω as shown in Figure 4-1.




Figure 4-1: Typical Output Voltage Levels

4.3 Programmable Maximum Cable Length Adjust (MCLADJ)

For SMPTE 259M inputs, the GS2974B incorporates a programmable Maximum Cable Length Adjust (MCLADJ) threshold.

This feature can be useful in applications where there are multiple input channels using the GS2974B and the maximum gain can be limited to avoid crosstalk.

The MCLADJ pin acts to change the threshold of the Carrier Detect (CD) pin. When the input signal drops below a certain threshold, the $\overline{\text{CD}}$ pin will be driven high, indicating that there is not a valid input signal. In order to enable automatic muting of the output of the GS2974B, the $\overline{\text{CD}}$ pin should be connected directly to the MUTE pin. In applications where programmable maximum cable length adjust is not required, the MCLADJ pin may be left unconnected.

This feature has been designed for use in applications such as routers, where signal crosstalk and circuit noise cause the Equalizer to output erroneous data when no input signal is present. The use of a Carrier Detect function with a fixed internal reference



does not solve this problem, since the signal to noise ratio on the circuit board could be significantly less than the default signal detection level set by the on chip reference.

NOTE: MCLADJ is only recommended for data rates up to 360Mb/s. For data rates above this, MCLADJ should be left floating.

4.4 Mute and Carrier Detect

The GS2974B includes a MUTE input pin that allows the application interface to mute the Serial Digital Output at any time. Set the MUTE pin HIGH to mute SDO and $\overline{\text{SDO}}$. In this case, the outputs will mute regardless of the setting of the BYPASS pin.

A Carrier Detect output pin (\overline{CD}) indicates the presence of a valid signal at the input of the GS2974B. When \overline{CD} is LOW, the device has detected a valid input on SDI and \overline{SDI} . When \overline{CD} is HIGH, the device has not detected a valid input.

NOTE 1: $\overline{\text{CD}}$ will only detect loss of carrier for data rates greater than 19Mb/s. The $\overline{\text{CD}}$ output pin may be connected directly to the MUTE input pin to enable automatic muting of the GS2974B when no valid input signal has been detected.

NOTE 2: If the maximum cable length is exceeded (set by the MCLADJ pin) and the device is not in Bypass mode, the $\overline{\text{CD}}$ pin will not be driven low, even if a carrier is present.

Table 4-1: Mute Input Table

| Mute | Function |
|------|--|
| 0 | SDO and $\overline{\text{SDO}}$ operate normally |
| 1 | SDO and SDO are forced to a steady state |

Table 4-2: CD Output Table

| CD | Input Status | |
|----|------------------------------|--|
| 0 | Valid Input on SDI, SDI pins | |
| 1 | Input is not valid | |



5. Application Information

5.1 High Gain Adaptive Cable Equalizers

The GS2974B is Gennum's latest multi-rate Adaptive Cable Equalizer. In order to continue to extend the cable length that an equalizer will remain operational over, it is necessary to increase the gain of the Equalizer.

A Video Cable Equalizer must provide wide band gain over a range of frequencies in order to accommodate the range of data rates and signal patterns that are present in a SMPTE compliant serial video stream.

The GS2974B has an increase in gain over the GS2974A at critical HD and 3Gbps frequencies, and because of this the GS2974B will be sensitive to signals at the input that the GS2974A will not be sensitive to.

Small levels of signal or noise present at the input pins of the Equalizer may cause chatter at the output. In order to prevent this from happening, particular attention must be paid to board layout.

Because the level and frequency of noise present in every system varies, please contact Gennum at vbapps@gennum.com to get the most current recommendations.


5.2 PCB Layout

Special attention must be paid to component layout when designing Serial Digital Interfaces for HDTV. An FR-4 dielectric can be used, however, controlled impedance transmission lines are required for PCB traces longer than approximately 1cm. Note the following PCB artwork features used to optimize performance:

- PCB trace width for HD rate signals is closely matched to SMT component width to minimize reflections due to change in trace impedance.
- The PCB ground plane is removed under the GS2974B input components to minimize parasitic capacitance.
- The PCB ground plane is removed under the GS2974B output components to minimize parasitic capacitance.
- High speed traces are curved to minimize impedance changes.



5.3 Typical Application Circuit




NOTE: All resistors in Ohms, capacitors in Farads, and inductors in Henrys, unless otherwise noted. * Value dependent on layout

Figure 5-1: GS2974B Typical Application Circuit



6. Package & Ordering Information

6.1 Package Dimensions




6.2 Packaging Data

| Parameter | Value |
|--|----------------------|
| Package Type | 4mm x 4mm 16-pin QFN |
| Package Drawing Reference | JEDEC M0220 |
| Moisture Sensitivity Level | 3 |
| Junction to Case Thermal Resistance, $\theta_{\text{j-c}}$ | 31.0°C/W |
| Junction to Air Thermal Resistance, θ_{j-a} (at zero airflow) | 43.8°C/W |
| Psi, ψ | 11.0°C/W |
| Pb-free and RoHS compliant | Yes |



6.3 Recommended PCB Footprint



The Center Pad should be connected to the most negative power supply plane for analog circuitry in the device (VEE_A) by a minimum of 5 vias.

NOTE: Suggested dimensions only. Final dimensions should conform to customer design rules and process optimizations.

6.4 Marking Diagram





6.5 Solder Reflow Profiles

The device is manufactured with Matte-Sn terminations and is compatible with both standard eutectic and Pb-free solder reflow profiles. MSL qualification was performed using the maximum Pb-free reflow profile shown in Figure 6-1. The recommended standard Pb reflow profile is shown in Figure 6-2.




Figure 6-1: Maximum Pb-free Solder Reflow Profile (Preferred)




Figure 6-2: Standard Pb Solder Reflow Profile

6.6 Ordering Information

| | Part Number | Package | Temperature Range |
|---------|---------------|-------------------------------------|-------------------|
| GS2974B | GS2974BCNE3 | 16-pin QFN | 0°C to 70°C |
| GS2974B | GS2974BCNTE3 | 16-pin QFN Tape & Reel (250pcs) | 0°C to 70°C |
| GS2974B | GS2974BCNTE3Z | 16-pin QFN Tape & Reel (2500pcs) | 0°C to 70°C |



DOCUMENT IDENTIFICATION DATA SHEET

The product is in production. Gennum reserves the right to make changes to the product at any time without notice to improve reliability, function or design, in order to provide the best product possible.

CAUTION

Phone: +1 (905) 632-2996

E-mail: corporate@gennum.com

ELECTROSTATIC SENSITIVE DEVICES

DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION



GENNUM CORPORATE HEADQUARTERS

4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada

OTTAWA

232 Herzberg Road, Suite 101 Kanata, Ontario K2K 2A1 Canada

Phone: +1 (613) 270-0458 Fax: +1 (613) 270-0429

CALGARY

3553 - 31st St. N.W., Suite 210 Calgary, Alberta T2L 2K7

Phone: +1 (403) 284-2672

UNITED KINGDOM

North Building, Walden Court Parsonage Lane, Bishop's Stortford Hertfordshire, CM23 5DB United Kingdom

Phone: +44 1279 714170 Fax: +44 1279 714171

INDIA

#208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar 751009

India

Phone: +91 (674) 653-4815 Fax: +91 (674) 259-5733

SNOWBUSH IP - A DIVISION OF GENNUM

439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8

Canada

Phone: +1 (416) 925-5643 Fax: +1 (416) 925-0581 E-mail: sales@snowbush.com

Web Site: http://www.snowbush.com

MEXICO

288-A Paseo de Maravillas Jesus Ma., Aguascalientes

Mexico 20900

Phone: +1 (416) 848-0328

JAPAN KK

Shinjuku Green Tower Building 27F 6-14-1, Nishi Shinjuku Shinjuku-ku, Tokyo, 160-0023 Japan

Phone: +81 (03) 3349-5501 Fax: +81 (03) 3349-5505

E-mail: gennum-japan@gennum.com Web Site: http://www.gennum.co.jp

TAIWAN

6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City 11502

Taiwan R.O.C.

Phone: (886) 2-8732-8879 Fax: (886) 2-8732-8870

E-mail: gennum-taiwan@gennum.com

GERMANY

Hainbuchenstraße 2 80935 Muenchen (Munich), Germany

Fax: +1 (905) 632-2055

www.gennum.com

Phone: +49-89-35831696 Fax: +49-89-35804653

E-mail: gennum-germany@gennum.com

NORTH AMERICA WESTERN REGION

Bayshore Plaza 2107 N 1st Street, Suite #300

2107 N 1st Street, Suite #: San Jose, CA 95131 United States

Phone: +1 (408) 392-9454 Fax: +1 (408) 392-9427

E-mail: naw_sales@gennum.com

NORTH AMERICA EASTERN REGION

4281 Harvester Road Burlington, Ontario L7L 5M4

Canada

Phone: +1 (905) 632-2996 Fax: +1 (905) 632-2055 E-mail: nae_sales@gennum.com

KOREA

8F Jinnex Lakeview Bldg. 65-2, Bangidong, Songpagu Seoul, Korea 138-828

Phone: +82-2-414-2991 Fax: +82-2-414-2998

E-mail: gennum-korea@gennum.com

Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement.

All other trademarks mentioned are the properties of their respective owners.

GENNUM and the Gennum logo are registered trademarks of Gennum Corporation.

© Copyright 2007 Gennum Corporation. All rights reserved.

www.gennum.com

