

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









May 2001 Revised May 2001

## GTLP10B320 10-Bit LVTTL/GTLP Transceiver with Split LVTTL Port and Feedback Path

### **General Description**

The GTLP10B320 is a 10-bit Universal bus driver and receiver, with separate LVTTL inputs and outputs and a feedback path for diagnostics, that provides LVTTL to GTLP signal level translation. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transistor logic (GTL) JEDEC standard JESD8-3. Fairchild's GTLP has internal edge-rate control and is process, voltage and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output low level is typically less than 0.5V, the output level high is 1.5V and the receiver threshold is 1.0V.

#### **Features**

- Bidirectional interface between GTLP and LVTTL logic levels
- Variable edge rate control pin to select desired edge rate on GTLP port (V<sub>ERC</sub>)
- V<sub>REF</sub> pin provides external supply reference voltage for receiver threshold adjustibility
- Split LVTTL inputs and outputs
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- A feedback path for control and diagnostics monitoring
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- $\blacksquare$  Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- A Port source/sink -24mA/+24mA
- B Port sink +50mA

#### **Ordering Code:**


OTI DI ODGONITO NITORO FOLLITI I OLI LO II OLI DI IT	
GTLP10B320MTD MTD56 56-Lead Thin Shrink Small Outline Package (T	SOP), JEDEC MO-153, 6.1mm Wide

Device is also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Pin Descriptions**

Pin Names	Description
OEB, OEC	B Port, C Port Output Enable respectively (Active LOW)
$V_{CC}$ , GND, $V_{REF}$	Device Supplies
LECLKAB, LECLKBC	A-to-B, B-to-C Latch CLK respectively (Transparent Active HIGH)
SEL	Selects Internal Feedback Path
SAB, SBC	Selects Register or Latch/Transparent Path for A-to-B and B-to-C respectively
B <sub>0</sub> -B <sub>9</sub>	B Port GTLP I/O
A <sub>0</sub> -A <sub>9</sub>	A Port LVTTL Inputs
C <sub>0</sub> -C <sub>9</sub>	C Port LVTTL Outputs
V <sub>ERC</sub>	Edge Rate Control Pin (GND = Slow Edge Rate) (V <sub>CC</sub> = Fast Edge Rate)

### **Connection Diagram**



#### **Functional Description**

The GTLP10B320 is a 10-bit Universal driver and receiver containing D-Type flip-flop, latch, and transparent modes of operation for the data paths. In addition there is an internal feedback path that can be used for diagnostic monitoring or caching schemes. Data flow in each direction is controlled by the clock signals (LECLKAB and LECLKBC) and output enables (OEB and OEC). The internal feedback path is controlled by the SEL pin and allows data transfer from Port A to Port C without requiring data to be output to the backplane. The internal feedback path is selected with SEL LOW and the B Port pin is selected with SEL HIGH. The data paths can also be configured for latch/transparent or register mode for each direction with the SAB and SBC

pins. Data polarity is non-inverting with the GTLP outputs enabled via the  $\overline{OEB}$  pin and the LVTTL outputs being enabled via the  $\overline{OEC}$  pin.

For A-to-B data flow the device is configured into a latch/ transparent or register mode by pin SAB. If SAB is LOW then the register mode is selected and the device operates on the LOW-to-HIGH transition of LECLKAB. If SAB is HIGH then the latch/transparent configuration is selected and a HIGH-to-LOW transition of LECLKAB stores data in the latch. If LECLKAB is HIGH the device is in transparent mode. When  $\overline{\text{OEB}}$  is LOW the outputs are active and when  $\overline{\text{OEB}}$  is HIGH the outputs are high impedance.

### **Functional Tables**

I/O Path	SEL = 1	(External	Feedbac	k Path) (No	te 2)				
				In	puts				Outputs
OEB	OEC	SAB	SBC	LECLKAB	LECLKBC	Mode (AB)	A <sub>n</sub>	C <sub>n</sub>	B <sub>n</sub>
0	1	0	Х	1	Χ	Register	L	Х	L
0	1	0	Х	1	Χ	Register	Н	Х	Н
0	1	0	Х	L	Х	Register	L	Х	B <sub>0</sub> (Note 1)
0	1	0	Х	L	Χ	Register	Н	Х	B <sub>0</sub> (Note 1)
0	1	1	Х	$\downarrow$	Х	Latch	L	Х	L
0	1	1	Х	Н	Х	Buffer	L	Х	L
0	1	1	Х	$\downarrow$	Х	Latch	Н	Х	Н
0	1	1	Х	Н	Х	Buffer	Н	Х	Н
1	1	Х	Х	Х	Х	High Impedance	Х	Х	Z


Note 1: Output level before the indicated steady state input conditions were established.

Note 2: The data flow of B-to-C is similar except that  $\overline{\text{OEC}}$ , SBC and LECLKBC are used.

Internal	Feedback	Path: SE	EL = 0 (In	ternal Feedl	oack Path) (	Note 3)			
				In	puts				Outputs
OEB	OEC	SAB	SBC	LECLKAB	LECLKBC	Mode (AB/BC)	A <sub>n</sub>	B <sub>n</sub>	C <sub>n</sub>
0	0	0	0	1	1	Register/Register	L	L	L
0	0	0	0	1	1	Register/Register	Н	Н	Н
0	0	0	0	L	1	Register/Register	Х	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	0	0	1	L	Register/Register	L	L	B <sub>0</sub> (Note 4)
0	0	0	0	1	L	Register/Register	Н	Н	B <sub>0</sub> (Note 4)
0	0	0	0	L	L	Register/Register	Х	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	0	1	1	$\downarrow$	Register/Latch	L	L	L
0	0	0	1	1	Н	Register/Buffer	L	L	L
0	0	0	1	1	$\downarrow$	Register/Latch	Н	Н	Н
0	0	0	1	1	Н	Register/Buffer	Н	Н	Н
0	0	0	1	L	$\downarrow$	Register/Latch	Х	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	0	1	L	Н	Register/Buffer	Χ	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	0	1	L	L	Register/Latch	Χ	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	1	0	$\downarrow$	1	Latch/Register	L	L	L
0	0	1	0	$\downarrow$	1	Latch/Register	Н	Н	Н
0	0	1	0	$\downarrow$	L	Latch/Register	L	L	B <sub>0</sub> (Note 4)
0	0	1	0	$\downarrow$	L	Latch/Register	Н	Н	B <sub>0</sub> (Note 4)
0	0	1	0	Н	1	Buffer/Register	L	L	L
0	0	1	0	Н	1	Buffer/Register	Н	Н	Н
0	0	1	0	L	L	Latch/Register	Х	B <sub>0</sub> (Note 4)	B <sub>0</sub> (Note 4)
0	0	1	1	$\downarrow$	$\downarrow$	Latch/Latch	L	L	L
0	0	1	1	$\downarrow$	$\downarrow$	Latch/Latch	Н	Н	Н
0	0	1	1	Н	Н	Buffer/Buffer	L	L	L
0	0	1	1	Н	Н	Buffer/Buffer	Н	Н	Н
1	1	Х	Х	Х	Х	High Impedance	Χ	Z	Z

Note 3: Function identical for  $\overline{SEL} = 1$  if timing requirements for propagation delay to output and set-up to LECLKBC are met at B Port.

Note 4: Output level before the indicated steady state input conditions were established.



#### **Recommended Operating Absolute Maximum Ratings**(Note 5) **Conditions**

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>I</sub>) -0.5V to +4.6V

DC Output Voltage (V<sub>O</sub>)

Outputs 3-STATE -0.5V to +4.6VOutputs Active (Note 6) -0.5V to +4.6V

DC Output Sink Current into

C Port I<sub>OL</sub> 48 mA

DC Output Source Current from

-48 mA C Port IOH

DC Output Sink Current into

B Port in the LOW State,  $I_{\rm OL}$ 100 mA

DC Input Diode Current (I<sub>IK</sub>)  $V_I < 0V$ -50 mA

DC Output Diode Current ( $I_{OK}$ )

 $V_{O} < 0V$ -50 mA **ESD Rating** >2000V

Storage Temperature  $(T_{STG})$ -65°C to +150°C

Supply Voltage V<sub>CC</sub> 3.15V to 3.45V

Bus Termination Voltage (V<sub>TT</sub>)

**GTLP** 1.47V to 1.53V 0.98V to 1.02V  $V_{\mathsf{REF}}$ 

Input Voltage (V<sub>I</sub>)

0.0V to  $V_{\text{CC}}$ on A Port and Control Pins

HIGH Level Output Current (I<sub>OH</sub>)

C Port -24 mA

LOW Level Output Current  $(I_{OL})$ 

C Port +24 mA B Port +50 mA

Operating Temperature (T<sub>A</sub>)

-40°C to +85°C

Note 5: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum rating. The  $\,$ "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: IO Absolute Maximum Rating must be observed.

#### **DC Electrical Characteristics**

Over Recommended Operating Free-Air Temperature Range,  $V_{REF} = 1.0V$  (unless otherwise noted).

S	ymbol	Test Cond	itions	Min	Typ (Note 7)	Max	Units	
V <sub>IH</sub>	B Port			V <sub>REF</sub> + 0.05		V <sub>TT</sub>	V	
	Others			2.0			V	
V <sub>IL</sub>	B Port			0.0		V <sub>REF</sub> - 0.05	V	
	Others					0.8	V	
V <sub>REF</sub>	B Port			0.7	1.0	1.3	V	
V <sub>TT</sub>	B Port			V <sub>REF</sub> + 50 mV	1.5	V <sub>CC</sub>	V	
V <sub>IK</sub>		V <sub>CC</sub> = 3.15V	$I_I = -18 \text{ mA}$			-1.2	V	
V <sub>OH</sub>	C Port	V <sub>CC</sub> = Min to Max (Note 8)	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0.2				
		V <sub>CC</sub> = 3.15V	$I_{OH} = -8 \text{ mA}$	2.4			V	
			$I_{OH} = -24mA$	2.2				
V <sub>OL</sub>	C Port	V <sub>CC</sub> = Min to Max (Note 8)	I <sub>OL</sub> = 100 μA			0.2		
		V <sub>CC</sub> = 3.15V	I <sub>OL</sub> = 8 mA			0.4	V	
			$I_{OL} = 24 \text{ mA}$			0.5		
	B Port	V <sub>CC</sub> = 3.15V	I <sub>OL</sub> = 40 mA			0.4	V	
			$I_{OL} = 50 \text{ mA}$			0.5		
l <sub>l</sub>	Control Pins	V <sub>CC</sub> = 3.45V	V <sub>I</sub> = 3.45V			10		
	and A Port		$V_I = 0V$			-10	μΑ	
	B Port	V <sub>CC</sub> = 3.45V	$V_I = V_{TT}$			5		
			$V_1 = 0$			-5	μΑ	
I <sub>OFF</sub>	A or C Ports, Control Pins	V <sub>CC</sub> = 0	$V_I$ or $V_O = 0$ to 3.45V			30	μА	
	B Port	V <sub>CC</sub> = 0	$V_I$ or $V_O = 0$ to 1.5V			30	μА	
I <sub>I (HOLD)</sub>	A Port	V <sub>CC</sub> = 3.15V	V <sub>I</sub> = 0.8V	75				
			$V_I = 2.0V$			-75	μА	
l <sub>ozh</sub>	C Port	V <sub>CC</sub> = 3.45V	$V_O = 3.45V$			10	μА	
	B Port		$V_0 = 1.5V$			5	μΛ	
I <sub>OZL</sub>	C Port	V <sub>CC</sub> = 3.45V	$V_O = 0V$			-10	μА	
	B Port		$V_{O} = 0.55V$			-5	μΑ	
I <sub>PU/PD</sub>	All Ports	V <sub>CC</sub> = 0 to 1.5V	$V_1 = 0 \text{ to } 3.45V$			30	μΑ	

### DC Electrical Characteristics (Continued)

S	ymbol	Test Condition	ns	Min	Typ (Note 7)	Max	Units
I <sub>CC</sub>		V <sub>CC</sub> = 3.45V	Outputs HIGH		27	45	
	or C Port	$I_O = 0$ $V_I = V_{CC}/V_{TT}$ or GND	Outputs LOW		27	45	mA
		$V_I = V_{CC}/V_{TT}$ or GND	Outputs Disabled		27	45	
$\Delta I_{CC}$	A Port and	$V_{CC} = 3.45V,$	One Input at V <sub>CC</sub>			2	mA
(Note 9)	Control Pins	A or Control Inputs at V <sub>CC</sub> or GND	-0.6V				
Ci	Control Pins		$V_I = V_{CC}$ or 0			4.5	
	and A Port						pF
	C Port		$V_I = V_{CC}$ or 0			6	þΓ
	B Port		$V_I = V_{CC}$ or 0			9	

Note 7: All typical values are at  $V_{CC} = 3.3V$  and  $T_A = 25^{\circ}C$ .

Note 8: For conditions shown as Min, use the appropriate value specified under recommended operating conditions.

Note 9: This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

Note: GTLP  $V_{REF}$  and  $V_{TT}$  are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition,  $V_{TT}$  and  $R_{TERM}$  can be adjusted beyond the recommended operating to accommodate backplane impedances other than  $50\Omega$ , but must remain within the boundaries of the DC Absolute Maximum Ratings. Similarly,  $V_{REF}$  can be adjusted to optimize noise margin.

### **AC Operating Requirements**

Over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF} = 1.0V$  (unless otherwise noted).

	Symbol		Test Conditions	Min	Max	Unit
f <sub>MAX</sub>	Maximum Clock Freque	ncy		150		MHz
twidth	Pulse Duration		LECLKAB, LECLKBC HIGH or LOW	3.0		ns
t <sub>SET</sub>	Setup Time	SAB = 0	A before LECLKAB↑	2.1		
		SBC = 0	B before LECLKBC↑	2.6		
	$SAB = 1, \overline{SEL} = 1$	, SBC = 0	A before LECLKBC↑	6.8		
	$SAB = 1$ , $\overline{SEL} = 0$	, SBC = 0	A before LECLKBC↑	3.0		no
		SAB = 1	A before LECLKAB↓	1.7		ns -
		SBC = 1	B before LECLKBC↓	2.2		
	$SAB = 1$ , $\overline{SEL} = 1$	, SBC = 1	A before LECLKBC↓	6.4		
	$SAB = 1, \overline{SEL} = 0$	, SBC = 1	A before LECLKBC↓	2.8		
t <sub>HOLD</sub>	Hold Time	SAB = 0	A after LECLKAB↑	2.0		
		SBC = 0	B after LECLKBC↑	1.6		
	SAB = 1, <u>SEL</u> = 1	, SBC = 0	A after LECLKBC↑	-1.4		
	$SAB = 1$ , $\overline{SEL} = 0$	, SBC = 0	A after LECLKBC↑	1.4		1
		SAB = 1	A after LECLKAB↓	2.5		ns
		SBC = 1	B after LECLKBC↓	2.1		
	$SAB = 1$ , $\overline{SEL} = 1$	, SBC = 1	A after LECLKBC↓	-1.0		
	$SAB = 1, \overline{SEL} = 0$	, SBC = 1	A after LECLKBC↓	1.6		

### **AC Electrical Characteristics**

Over recommended range of supply voltage and operating free air temperature,  $V_{REF} = 1.0V$  (unless otherwise noted).  $V_{ERC} = GND. \ C_L = 30 \ pF$  for B Port and  $C_L = 50 \ pF$  for C Port.

Symbol	From	То	Min	Тур	Max	Unit
Symbol	(Input)	(Output)		(Note 10)		
t <sub>PLH</sub>	A <sub>n</sub>	B <sub>n</sub>	2.0	4.2	7.5	ne
t <sub>PHL</sub>		SAB = 1	1.1	2.7	4.9	ns
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	2.2	4.5	6.7	ne
t <sub>PHL</sub>		SAB = 1	1.3	3.0	5.6	ns
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	2.5	4.8	7.1	ns
t <sub>PHL</sub>		SAB = 0	1.4	3.1	5.7	115
t <sub>PLH</sub>	B <sub>n</sub>	C <sub>n</sub>	1.4	2.6	4.4	ns
t <sub>PHL</sub>		SBC = 1	1.6	2.9	5.0	113
t <sub>PLH</sub>	LECLKBC	C <sub>n</sub>	1.2	2.5	4.5	
t <sub>PHL</sub>		SBC = 1	1.5	2.9	5.0	ns
t <sub>PLH</sub>	LECLKBC	C <sub>n</sub>	1.3	2.6	4.6	
t <sub>PHL</sub>		SBC = 0	1.5	2.9	5.0	ns
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	3.3	6.1	10.3	
t <sub>PHL</sub>		$\overline{\text{SEL}} = 1$ , SAB = 1, SBC = 1	2.4	5.1	8.0	ns
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	1.5	3.0	5.4	no
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , $SAB = 1$ , $SBC = 1$	1.9	3.4	5.8	ns
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	2.6	6.5	9.5	ns
t <sub>PHL</sub>		SEL = 1, SAB = 1, SBC = 1	3.0	5.5	8.6	110
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.8	3.4	6.0	ns
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , $SAB = 1$ , $SBC = 1$	1.9	3.6	6.3	115
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	2.7	6.8	10.0	ns
t <sub>PHL</sub>		$\overline{\text{SEL}} = 1$ , $SAB = 0$ , $SBC = 1$	2.9	5.5	8.6	113
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.8	3.5	6.3	ns
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , $SAB = 0$ , $SBC = 1$	2.0	3.7	6.5	113
t <sub>RISE</sub>		Outputs (20% to 80%)		2.2		
t <sub>FALL</sub>	Transition Time, B C	Outputs (80% to 20%)		1.8		ns
t <sub>RISE</sub>	Transition Time, C C	Outputs (10% to 90%)		1.5		110
t <sub>FALL</sub>	Transition Time, C C	Outputs (90% to 10%)		1.6		
t <sub>PLH</sub>	SEL	C <sub>n</sub>	1.2	2.8	4.9	
t <sub>PHL</sub>			1.5	2.8	5.3	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	OEB	B <sub>n</sub>	1.1	2.8	5.2	
t <sub>PHZ</sub> , t <sub>PLZ</sub>		"	2.0	4.3	8.9	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	OEC	C <sub>n</sub>	1.2	2.9	5.3	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	020	σn	1.4	2.8	4.9	ns

Note 10: All typical values are at  $V_{CC} = 3.3V$ , and  $T_A = 25^{\circ}C$ .

### **AC Electrical Characteristics**

Over recommended range of supply voltage and operating free air temperature,  $V_{REF} = 1.0V$  (unless otherwise noted).  $V_{ERC} = GND$ .  $C_L = 10$  pF for B Port and  $C_L = 10$  pF for C Port.

Symbol	From	То	Min	Тур	Max	Unit	
Symbol	(Input)	(Output)		(Note 11)			
t <sub>PLH</sub>	A <sub>n</sub>	B <sub>n</sub>	1.6	3.9	7.2		
t <sub>PHL</sub>		SAB = 1	0.7	2.4	4.7	ns	
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	1.7	4.1	6.3		
t <sub>PHL</sub>		SAB = 1	0.9	2.7	5.4	ns	
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	2.0	4.4	6.7	ns	
t <sub>PHL</sub>		SAB = 0	1.0	2.7	5.4	115	
t <sub>PLH</sub>	B <sub>n</sub>	C <sub>n</sub>	0.4	1.8	3.7	ns	
t <sub>PHL</sub>		SBC = 1	0.6	2.2	4.3	113	
t <sub>PLH</sub>	LECLKBC	C <sub>n</sub>	0.2	1.8	3.9		
t <sub>PHL</sub>		SBC = 1	0.4	2.0	4.3	ns	
t <sub>PLH</sub>	LECLKBC	C <sub>n</sub>	0.3	1.8	4.0		
t <sub>PHL</sub>		SBC = 0	0.4	2.1	4.3	ns	
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	2.1	5.1	9.3		
t <sub>PHL</sub>		SEL = 1, SAB = 1, SBC = 1	1.0	4.1	7.1	ns	
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	0.5	2.3	4.8		
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , SAB = 1, SBC = 1	0.8	2.6	5.2	ns	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.1	5.3	8.5		
t <sub>PHL</sub>		SEL = 1, SAB = 1, SBC = 1	1.4	4.3	7.6	ns	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	0.8	2.6	5.4	no	
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , $SAB = 1$ , $SBC = 1$	0.9	2.8	5.6	ns	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.2	5.6	9.0	ns	
t <sub>PHL</sub>		$\overline{SEL} = 1$ , $SAB = 0$ , $SBC = 1$	1.3	4.3	7.6	115	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	0.9	2.8	5.6	ne	
t <sub>PHL</sub>		$\overline{\text{SEL}} = 0$ , $SAB = 0$ , $SBC = 1$	0.9	2.9	5.8	ns	
t <sub>RISE</sub>	Transition Time, B C	outputs (20% to 80%)		2.0			
t <sub>FALL</sub>	Transition Time, B C	outputs (80% to 20%)		1.8		ns	
t <sub>RISE</sub>	Transition Time, C C	Outputs (10% to 90%)		0.6		113	
t <sub>FALL</sub>	Transition Time, C C	Outputs (90% to 10%)		0.7			
t <sub>PLH</sub>	SEL	C <sub>n</sub>	0.3	1.7	4.3		
t <sub>PHL</sub>			0.4	2.3	4.6	ns	
t <sub>PZH</sub> , t <sub>PZL</sub>	OEB	B <sub>n</sub>	0.8	2.5	4.8		
t <sub>PHZ</sub> , t <sub>PLZ</sub>		"	1.6	4.0	8.5	ns	
t <sub>PZH</sub> , t <sub>PZL</sub>	OEC	C <sub>n</sub>	0.6	2.0	4.0		
t <sub>PHZ</sub> , t <sub>PLZ</sub>	020	o <sub>n</sub>	0.6	1.9	3.7	ns	
YHZ, YLZ			0.0	1.5	0.7		

Note 11: All typical values are at  $V_{CC} = 3.3V$ , and  $T_A = 25^{\circ}C$ .

### **AC Electrical Characteristics**

Over recommended range of supply voltage and operating free air temperature,  $V_{REF} = 1.0V$  (unless otherwise noted).  $V_{ERC} = V_{CC}$ .  $C_L = 30$  pF for B Port and  $C_L = 50$  pF for C Port.

Cumbal	From	То	Min	Тур	Max	Unit
Symbol	(Input)	(Output)		(Note 12)		
t <sub>PLH</sub>	A <sub>n</sub>	B <sub>n</sub>	1.2	3.3	7.3	ns
t <sub>PHL</sub>		SAB = 1	8.0	2.3	4.5	115
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	1.4	3.7	6.0	ns
t <sub>PHL</sub>		SAB = 1	1.0	2.6	5.1	115
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	1.6	3.9	6.3	ns
t <sub>PHL</sub>		SAB = 0	1.1	2.7	5.2	115
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	1.6	5.3	8.1	ns
t <sub>PHL</sub>		$\overline{\text{SEL}} = 1$ , $SAB = 1$ , $SBC = 1$	2.0	4.7	7.5	113
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.7	5.7	8.8	ns
t <sub>PHL</sub>		$\overline{SEL} = 1$ , $SAB = 1$ , $SBC = 1$	2.2	5.1	8.1	113
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	1.8	5.9	9.1	ns
t <sub>PHL</sub>		$\overline{\text{SEL}} = 1$ , $SAB = 0$ , $SBC = 1$	2.3	5.1	8.2	113
t <sub>RISE</sub>	Transition Time, B O	outputs (20% to 80%)		1.8		ns
t <sub>FALL</sub>	Transition Time, B O	outputs (80% to 20%)		1.4		115
t <sub>PZH</sub> , t <sub>PZL</sub>	OEB	B <sub>n</sub>	0.5	2.4	4.7	
$t_{PHZ}, t_{PLZ}$			1.7	3.4	5.9	ns

**Note 12:** All typical values are at  $V_{CC} = 3.3V$ , and  $T_A = 25^{\circ}C$ .

### **AC Electrical Characteristics**

Over recommended range of supply voltage and operating free air temperature,  $V_{REF} = 1.0V$  (unless otherwise noted).  $V_{ERC} = V_{CC}$ .  $C_L = 10$  pF for B Port and  $C_L = 10$  pF for C Port.

	From	То	Min	Тур	Max	Unit	
Symbol	(Input)	(Output)		(Note 13)			
t <sub>PLH</sub>	A <sub>n</sub>	B <sub>n</sub>	0.8	3.0	7.0	ns	
t <sub>PHL</sub>		SAB = 1	0.5	2.1	4.3	115	
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	0.6	3.2	5.7	ns	
t <sub>PHL</sub>		SAB = 1	0.6	2.3	4.8	115	
t <sub>PLH</sub>	LECLKAB	B <sub>n</sub>	0.8	3.5	6.0	ns	
t <sub>PHL</sub>		SAB = 0	0.7	2.4	4.9	115	
t <sub>PLH</sub>	A <sub>n</sub>	C <sub>n</sub>	0.2	4.2	8.1	ns	
t <sub>PHL</sub>		SEL = 1, SAB = 1, SBC = 1	0.6	3.7	6.6	115	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	0.2	4.5	7.7	ns	
t <sub>PHL</sub>		SEL = 1, SAB = 1, SBC = 1	0.7	3.9	7.2	113	
t <sub>PLH</sub>	LECLKAB	C <sub>n</sub>	0.3	4.8	8.0	ns	
t <sub>PHL</sub>		$\overline{\text{SEL}} = 1$ , SAB = 0, SBC = 1	8.0	3.9	7.2	115	
t <sub>RISE</sub>	Transition Time, B C	utputs (20% to 80%)		1.4		ns	
t <sub>FALL</sub>	Transition Time, B C	outputs (80% to 20%)		1.2		115	
t <sub>PZH</sub> , t <sub>PZL</sub>	OEB	B <sub>n</sub>	0.2	2.1	4.4		
t <sub>PHZ</sub> , t <sub>PLZ</sub>			1.3	3.0	5.5	ns	

Note 13: All typical values are at  $V_{CC} = 3.3V$ , and  $T_A = 25$ °C.

### **AC Extended Electrical Characteristics**

Over recommended ranges of supply voltage and operating free air temperature  $V_{REF} = 1.0V$  (unless otherwise noted).  $C_1 = 30 \text{ pF}$  for B Port and  $C_1 = 50 \text{ pF}$  for C Port.

Symbol	Path	From	То	Mode	Max	Unit
OSLH (Note 14)	A	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 1	0.5	
t <sub>OSHL</sub> (Note 14)					0.4	ns
t <sub>PVHL</sub> (Note 15)(Note 16)	A	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 1	2.0	ns
t <sub>OSLH</sub> (Note 14)	LECLKAB	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 1	0.5	ns
t <sub>OSHL</sub> (Note 14)					0.4	115
PVHL (Note 15)(Note 16)	LECLKAB	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 1	2.0	ns
OSLH (Note 14)	LECLKAB	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 0	0.5	
OSHL (Note 14)					0.4	ns
t <sub>PVHL</sub> (Note 14)(Note 15)	LECLKAB	B <sub>n</sub>	B <sub>(n+1)</sub>	SAB = 0	2.0	ns
OSLH (Note 14)	В	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	0.4	no
OSHL (Note 14)					0.4	ns
COST (Note 14)	В	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	1.0	ns
PV (Note 15)	В	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	1.5	ns
OSLH (Note 14)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	0.4	no
OSHL (Note 14)					0.4	ns
OST (Note 14)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	1.0	ns
PV (Note 15)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 1	1.5	ns
OSLH (Note 14)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 0	0.4	no
OSHL (Note 14)					0.4	ns
OST (Note 14)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 0	1.0	ns
PV (Note 15)	LECLKBC	C <sub>n</sub>	C <sub>(n+1)</sub>	SBC = 0	1.5	ns
OSLH (Note 14)	SEL	C <sub>n</sub>	C <sub>(n+1)</sub>		0.4	
OSHL (Note 14)			(,		0.4	ns
OST (Note 14)	SEL	C <sub>n</sub>	C <sub>(n+1)</sub>		1.0	ns
PV (Note 15)	SEL	C <sub>n</sub>	C <sub>(n+1)</sub>		1.2	ns


Note 14: t<sub>OSHL</sub>/t<sub>OSLH</sub> and t<sub>OST</sub> - Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V<sub>CC</sub> and temperature and apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>) or in opposite directions both HL and LH (t<sub>OST</sub>). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the

Note 15: t<sub>PV</sub> - Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V<sub>CC</sub> and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 16: Due to the open drain structure on GTLP outputs  $t_{OST}$  and  $t_{PV(LH)}$  in the A-to-B direction are not specified. Skew on these paths is dependent on the  $V_{TT}$  and  $R_{T}$  values on the backplane.

## **Test Circuits and Timing Waveforms**


#### **Test Circuit for A Outputs**



Test	s
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND


Note A: C<sub>L</sub> includes probes and Jig capacitance


#### **Test Circuit for B Outputs**




Note B: For B Port,  $C_L = 30 \text{ pF}$  or 10 pF.


#### Voltage Waveform - Propagation Delay Times





### Voltage Waveform - Pulse Width






Output Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the control output.

Output Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the control output.

#### **Input and Measure Conditions**

	A or LVTTL Pins	B or GTLP Pins
V <sub>inHIGH</sub>	V <sub>CC</sub>	1.5
V <sub>inLOW</sub>	0.0	0.0
V <sub>M</sub>	V <sub>CC</sub> /2	1.0
V <sub>X</sub>	$V_{OL} + 0.3V$	N/A
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	N/A

All input pulses have the following characteristics: Frequency = 10MHz,  $t_{RISE} = t_{FALL} = 2$  ns (10% to 90%),  $Z_O = 50\Omega$ . The outputs are measured one at a time with one transition per measurement.



Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com