imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus

GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls

General Description

FAIRCHILD

SEMICONDUCTOR

The GTLP16T1655 is a 16-bit universal bus transceiver that provides LVTTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data transfer. The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and LVTTL logic levels
- Variable edge rate control pin to select desired edge rate on the GTLP backplane (V_{ERC})
- V_{BEE} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced BiCMOS technology
- Bushold data inputs on A port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down and power off high impedance for live insertion
- Open drain on GTLP to support wired-or connection
- Flow through pinout optimizes PCB layout
- D-type flip-flop, latch and transparent data paths
- A Port source/sink –24mA/+24mA
- B Port sink +100mA
- Partitioned as two 8-bit transceivers with individual latch timing and output control but with a common clock
- External pin to pre-condition I/O capacitance to high state (V_{CCBIAS})

Ordering Code:

cess, voltage, and function is similar to levels and receiver) compensated. Its with different output output LOW level is	state (V _{CCBIAS})	Transceiver with High Drive G
Order Number	Package Number		Package Description	GTLP
GTLP16T1655MTD	MTD64	64-Lead Thin Shrink	Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide	Ū
Devices also available in	Tape and Reel. Specify b	y appending the suffix lette		and Individual Byte Controls

Connection Diagram						
10EAB-	1	64	-CLK			
10EBA-	2	63	-1LEAB			
Vcc-	3	62	-1LEBA			
1A1-	4	61	-Verc			
GND-	5	60	-GND			
1A2-	6	59	- 1B1			
1A3-	7	58	-1B2			
GND-	8	57	-GND			
1A4-	9	56	– 1B3			
GND-	10	55	- 1B4			
1A5-	11	54	- 1B5			
GND-	12	53	-GND			
1A6-	13	52	– 1B6			
1A7-	14	51	-1B7			
Vcc-	15	50	-Vcc			
1A8-	16	49	-1B8			
2A1-	17	48	-2B1			
GND-	18	47	-GND			
2A2-	19	46	-2B2			
2A3-	20	45	-2B3			
GND-	21	44	-GND			
2A4-	22	43	-2B4			
2A5-	23	42	-2B5			
GND-	24	41	-V _{REF}			
2A6-	25	40	-2B6			
GND-	26	39	-GND			
2A7-	27	38	-2B7			
Vcc-	28	37	-2B8			
2A8-	29	36	-VCCBIAS			
GND -	30	35	-2LEAB			
20EAB-	31	34	-2LEBA			
20EBA-	32	33	-OE			
		_				

Pin Descriptions Pin Names Description 1OEAB A-to-B Output Enable (Active LOW) 2OEAB Byte 1 and Byte 2 1OEBA B-to-A Output Enable (Active LOW) 20EBA Byte 1 and Byte 2 OE Disables all I/O ports simultaneously 1LEAB A-to-B Latch Enable (Transparent HIGH) 2LEAB Byte 1 and Byte 2 1LEBA B-to-A Latch Enable (Transparent HIGH) 2LEBA Byte 1 and Byte 2 GTLP Reference Voltage V_{REF} CLK A-to-B and B-to-A Clock 1A1-1A8 A Port I/O Byte 1 and Byte 2 2A1-2A8 1B1-1B8 B Port I/O Byte 1 and Byte 2 2B1-2B8

Truth Tables

(Note 1)

Inputs				Output	Mode
OEAB	LEAB	CLK	Α	в	
Н	Х	Х	Х	Z	High Impedance
L	Н	Х	L	L	Transparent
L	Н	Х	н	н	Transparent
L	L	↑	L	L	Registered
L	L	\uparrow	н	н	Registered
L	L	н	х	B ₀ (Note 2)	Previous State
L	L	L	Х	B ₀ (Note 3)	Previous State

	Inputs	Out	puts	
OE	OEAB (Note 4)	OEBA (Note 4)	A Port	B Port
L	L	L	Active	Active
L	L	Н	Z	Active
L	Н	L	Active	Z
L	Н	н	Z	Z
н	Х	Х	Z	Z

Inputs	Output Edge
V _{ERC}	B Port
V _{CC}	Slow
GND	Fast

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLK.

Note 2: Output level before the indicated steady state input conditions were established, provided CLK was HIGH prior to LEAB going LOW.

Note 3: Output level before the indicated steady state input conditions were established.


Note 4: OEAB and OEBA are byte-wide enables. Each is proceeded by a number indicating the byte controlled.

Functional Description

The GTLP16T1655 is a high drive (100 mA) 16-bit universal bus transceiver containing D-type flip-flop, latch and transparent modes of operation for the data path. The device is uniquely partitioned as two 8-bit transceivers with individual latch timing and output control signals but with a common clock pin (CLK) for both transceiver words. Data flow for each word is determined by the respective latch enables (xLEAB and xLEBA), output enables (xOEAB and xOEBA) and clock (CLK). The output enables (tOEAB, and 2OEBA and 2OEBA) control Byte1 and Byte2 data for the A to B and B to A directions respectively.

Logic Diagrams

For A-to-B data flow, the devices operate in the transparent mode when LEAB is HIGH. When LEAB transitions LOW, the A data is latched independent of CLK HIGH or LOW. If LEAB is LOW the A data is registered on the CLK LOW-to-HIGH transition. When OEAB is LOW the outputs are active. With OEAB HIGH the outputs are HIGH impedance. Data flow for the B-to-A direction is identical but uses OEBA, LEBA and CLK. Note that CLK is common to both directions and both 8-bit words. OE is also common and is used to disable all I/O ports simultaneously.



GTLP16T1655

Absolute Maximum Ratings(Note 5)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 6)	-0.5V to $+4.6V$
DC Output Sink Current into	
A Port I _{OL}	48 mA
DC Output Source Current from	
A Port I _{OH}	–48 mA
DC Output Sink Current	
into B Port in the LOW State,	200 mA
I _{OL} (Note 7)	
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
ESD Rating	>2000V
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

Supply Voltage V _{CC}	3.0V to 3.6V
Bus Termination Voltage (V _{TT})	
GTLP	1.35V to 1.65V
GTL	1.14V to 1.26V
V _{REF}	
GTLP	0.87V to 1.1V
GTL	0.74V to 0.87V
Input Voltage (V _I)	
on A Port and Control Pins	0.0V to V _{CC}
on B Port	0.0V to V_{tt}
HIGH Level Output Current (I _{OH})	
A Port	–24 mA
LOW Level Output Current (I _{OL})	
A Port	+24mA
B Port	+100 mA
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: V_{TT} and R_{term} can be adjusted to accommodate backplane impedances other than 50 Ω , within the boundaries of not exceeding the DC Absolute I_{OL} ratings (200 mA). Similarly V_{REF} can be adjusted to compensate for changes in V_{TT}.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, V_{REF} = 1.0V (unless otherwise noted).

5	Symbol	Test Co	nditions	Min	Typ (Note 8)	Max	Units
VIH	B Port			V _{REF} +0.05		V _{TT}	V
	Others			2.0			V
VIL	B Port			0.0		V _{REF} -0.05	V
	Others					0.8	V
V _{REF}	GTLP			0.74	1.0	1.1	V
V _{IK}		$V_{CC} = 3.0V$	$I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	A Port	V _{CC} = Min to Max (Note 9)	I _{OH} = -100 μA	V _{CC} -0.2			V
		$V_{CC} = 3.0V$	I _{OH} = -12 mA	2.4			
			I _{OH} = -24 mA	2.2			
V _{OL}	A Port	V _{CC} = Min to Max (Note 9)	I _{OL} = 100 μA			0.20	
		$V_{CC} = 3.0V$	I _{OL} = 12 mA			0.40	V
			$I_{OL} = 24 \text{ mA}$			0.50	
	B Port	$V_{CC} = 3.0V$	I _{OL} = 40 mA			0.20	
			$I_{OL} = 80 \text{ mA}$			0.40	V
			I _{OL} = 100 mA			0.50	
1	A Port	$V_{CC} = 3.6V$	$V_I = V_{CC} \text{ or } 0V$			±10	μA
	Control Pins	$V_{CC} = 3.6V$	$V_I = V_{CC} \text{ or } 0V$			±10	μA
	B Port	$V_{CC} = 3.6V$	$V_I = V_{TT}$ or GND			±10	μA
OFF	Except	$V_{CC} = 0$	V_I or $V_O = 0$ to			100	
	V _{ERC}		V _{CC}				μA
I(hold)	A Port	$V_{CC} = 3.0V$	$V_{I} = 0.8V$	75			
			$V_I = 2.0V$	-75			μA
		$V_{CC} = 3.6V$	$V_I = 0$ to V_{CC}			±500	

Sy	mbol	Test C	conditions	Min	Typ (Note 8)	Max	Units
I _{OZH}	A Port	$V_{CC} = 3.6V$	$V_{O} = V_{CC}$			10	
	B Port		V _O = 1.5V			10	μA
I _{OZL}	A Port	$V_{CC} = 3.6V$	$V_{O} = 0V$			-10	μA
	B Port		$V_{O} = 0.4V$			-10	μΑ
I _{OZPU} (Note 10)	A Port	$V_{CC} = 0$ to 1.5V $\overline{OE} = 0$ or V_{CC}	V _O = 0.5 to 3V			±50	μA
I _{OZPD} (Note 10)	A Port	$V_{CC} = 1.5 \text{ to } 0V$ $\overline{OE} = 0 \text{ or } V_{CC}$	$V_{O} = 0.5$ to 3V			±50	μΑ
I _{CC}	A or B Ports	V _{CC} = 3.6	Outputs HIGH			55	
(v _{cc})		$I_{O} = 0$	Outputs LOW			55	mA
		$V_I = V_{CC}$ or GND	Outputs Disabled			55	t
∆I _{CC} (Note 11)	A Port and Control Pins	$V_{CC} = 3.6V$ A or Control Inputs at V_{CC} or GND	One Input at V _{CC} -0.6		0	1	mA
Ci	Control Pins		V _I = V _{CC} or 0		5.8	7.0	
	A Port		$V_I = V_{CC} \text{ or } 0$		8.0	9.5	pF
	B Port		$V_{I} = V_{CC}$ or 0		8.3	9.9	1

Note 8: All typical values are at $V_{CC} = 3.3V$, and $T_A = 25^{\circ}C$.

Note 9: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.

Note 10: This is specified by characterization but not tested.

Note 11: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Live Insertion Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{\mbox{\scriptsize REF}}$ = 1.0V (unless otherwise noted).

Para	meter	Test Co	nditions	Min	Тур	Max	Units
I _{CC}	B Port	$V_{CC} = 0$ to 3V	V _O = 0 to 1.2V			5	mA
(V _{CC} BIAS)		V _{CC} = 3.0 to 3.6V	$V_{I}(V_{CC}BIAS) = 3 \text{ to } 3.6V$			10	μA
Vo	B Port	$V_{CC} = 0$ $V_I (V_{CC} BIAS) = 3.3v$			1.1		V
I _O	B Port	$V_{CC} = 0$ $V_1 (V_{CC}BIAS) = 3 \text{ to } 3$	3.6V V _O = 0.4	-1			
		$V_{CC} = 0$ to 3.6V $\overline{OE} = 3.3V$				100	μA
		$V_{CC} = 0$ to 1.5V $\overline{OE} = 0$ to 3.3	3V			100	

AC Operating Requirements (GTLP)

Over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5V$ and $V_{ref} = 1.0V$ (unless otherwise noted).

	Parameter			Max	Unit
f _{MAX}	Maximum Clock Frequency		160		MHz
t _{WIDTH}	Pulse Duration	LE HIGH	3.0		
		CLK HIGH or LOW	3.0		ns
t _{SU}	Setup Time	Data before CLK1	2.5		
	SU Setup Time	Data before $LE\downarrow$ (CLK = X)	2.5		ns
t _{HOLD}	Hold Time	Data after CLK↑	0.5		
		Data after $LE\downarrow$ (CLK = X)	0.5		ns

B to A AC Electrical Characteristics (GTLP)

Over recommended range of supply voltage and operating free-air temperature, $V_{REF} = 1.0V$, $V_{TT} = 1.5V$, $V_{ERC} = V_{CC}$ or GND (unless otherwise noted). $C_L = 30$ pF for B Port and $C_L = 50$ pF for A Port.

Parameter	From	То	Min	Тур	Max	Unit
Farameter	(Input)	(Output)		(Note 12)		
f _{MAX}			160			MHz
t _{PLH}	В	A	1.0		4.7	
t _{PHL}			1.5		4.8	ns
t _{PLH}	LEAB	А	1.2		4.0	
t _{PHL}			1.2		3.8	ns
t _{PLH}	CLK	A	1.2		4.0	
t _{PHL}			1.2		4.0	ns
t _{PLZ/HZ}	OE	А	1.4		4.5	
t _{PZH/ZL}			1.0		4.0	ns
t _{PLZ/HZ}	OEBA	А	1.2		4.9	20
t _{PZH/ZL}			1.0		4.0	ns

Note 12: All typical values are at V_{CC} = 3.3V, and T_A = 25°C.

Symbol	From	То	Min	Туре	Max	Units	
	(Input)	(Output)		(Note 13)			
f _{MAX}			160			MHz	
t _{PLH}	A	В	2.6		5.7	ns	
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.5	115	
t _{PLH}	А	В	2.0		4.9		
t _{PHL}	$V_{ERC} = GND$		0.7		4.0	ns	
t _{PLH}	LEAB	В	2.6		5.7	ns	
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.0	115	
t _{PLH}	LEAB	В	2.2		4.9	ns	
t _{PHL}	$V_{ERC} = GND$		0.7		4.0	115	
t _{PLH}	CLK	В	2.8		5.7		
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.0	ns	
t _{PLH}	CLK	В	2.3		5.0	ns	
t _{PHL}	$V_{ERC} = GND$		0.8		4.0	115	
t _{PLH}	OE	В	2.7		5.8		
t _{PHL}	$V_{ERC} = V_{CC}$		0.6		4.0	ns	
t _{PLH}	OE	В	2.1		4.9		
t _{PHL}	$V_{ERC} = GND$		1.0		4.0	ns	
t _{PLH}	OEAB	В	2.6		5.8		
t _{PHL}	$V_{ERC} = V_{CC}$		0.6		4.0	ns	
t _{PLH}	OEAB	В	2.0		4.9		
t _{PHL}	$V_{ERC} = GND$		0.6		3.5	ns	
^t FALL/RISE V _{ERC} = V _{CC}	Transition Time, B c	outputs (0.6V to 1.3V)	0.7/0.7	2.0/2.5		ns	
t _{FALL/RISE}	Transition Time, B c	outputs (0.6V to 1.3V)	0.7/0.7	1.5/2.0		ns	

Extended Electrical Characteristics (GTLP)

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol	From	То	Min	Тур	Мах	Unit	
	(Input)	(Output)		(Note 14)			
t _{OSLH} (Note 15)	A	В		0.4	1.0	ns	
t _{OSHL} (Note 15)				0.4	1.0	ns	
t _{PV(HL)} (Note 16) (Note 17)	A	В			1.5	ns	
t _{OSLH} (Note 15)	CLKAB	В		0.3	0.9	ns	
t _{OSHL} (Note 15)				0.3	0.6	ns	
t _{PV(HL)} (Note 16)(Note 17)	CLKAB	В			1.2	ns	
t _{OSLH} (Note 15)	В	A		0.3	1.0	ns	
t _{OSHL} (Note 15)				0.3	1.0	ns	
t _{OST} (Note 15)	В	A		0.6	1.5	ns	
t _{PV} (Note 16)	В	A			1.6	ns	
t _{OSLH} (Note 15)	CLKAB	A		0.3	0.6	ns	
t _{OSHL} (Note 15)				0.3	0.6	ns	
t _{OST} (Note 15)	CLKAB	A		0.5	1.0	ns	
t _{PV} (Note 16)	CLKAB	Α			1.1	ns	

Note 14: All typical values are at V_{CC} = 3.3V, and T_A = 25^{\circ}C.

Note 15: t_{OSHL}/t_{OSLH} and t_{OST} —Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 16: t_{PV}—Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 17: Due to the open drain structure on GTLP outputs, t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.

AC Operating Requirements (GTL)

-	erating Requireme nended ranges of supply voltage and	. ,	$V_{TT} = 1.2V$ and	V _{ref} = 0.8V (unless o	therwise noted).
	Parameter		Min	Max	Units
f _{MAX}	Maximum Clock Frequency		160		MHz
twidth	Pulse Duration	LE HIGH	3.0		ns
		CLK HIGH or LOW	3.0		ns
t _{SU} Se	Setup Time	Data before CLK↑	2.5		
		Data before $LE\downarrow$ (CLK = X)	2.5		ns
t _{HOLD}	Hold Time	Data after CLK↑	0.5		
		Data after LE↓ (CLK =X)	0.5		ns

AC Electrical Characteristics (GTL) B to A

Over recommended range of supply voltage and operating free air temperature, $V_{ref} = 0.8V$, $V_{TT} = 1.2V$, $V_{ERC} = V_{CC}$ or GND (unless otherwise noted). $C_L = 30pF$ for B Port and $C_L = 50 pF$ for A Port.

Parameter	From	То	Min	Тур	Max	Units
Parameter	(Input)	(Output)		(Note 18)		
f _{MAX}			160			MHz
t _{PLH}	В	A	1.0		4.7	ns
t _{PHL}			1.2		4.8	
t _{PLH}	LEBA	А	1.0		4.4	ns
t _{PHL}			1.1		4.0	
t _{PLH}	CLK	A	1.0		4.2	ns
t _{PHL}			1.1		4.1	
t _{PLZ/HZ}	OE	А	1.5		4.6	ns
t _{PZH/ZL}			1.2		4.2	
t _{PLZ/HZ}	OEBA	А	1.2		4.9	ns
t _{PZH/ZI}]		1.0		4.0	

tPZH/ZL Note 18: All Typical values are at V_{CC} = 3.3V and T_A = 25°C.

	ort and C _L = 50 pF for A Port From	То	Min	Тур	Max	Unit	
Symbol	(Input)	(Output)		(Note 19)	max	0111	
f _{MAX}	()	(160	(мн	
t _{PLH}	А	В	2.2		5.7		
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.7	ns	
t _{PLH}	А	В	1.5		4.8		
t _{PHL}	$V_{ERC} = GND$		0.9		4.0	ns	
t _{PLH}	LEAB	В	2.2		5.7		
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.1	ns	
t _{PLH}	LEAB	В	1.7		5.0		
t _{PHL}	$V_{ERC} = GND$		0.9		4.4	ns	
t _{PLH}	CLK	В	2.8		5.8	ne	
t _{PHL}	$V_{ERC} = V_{CC}$		1.0		4.3	ns	
t _{PLH}	CLK	В	2.3		5.0	ns	
t _{PHL}	$V_{ERC} = GND$		1.0		4.3	10	
t _{PLH}	OE	В	2.5		5.8		
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.3	ns	
t _{PLH}	OE	В	1.7		4.9		
t _{PHL}	$V_{ERC} = GND$		0.9		4.3	ns	
t _{PLH}	OEAB	В	2.2		5.8		
t _{PHL}	$V_{ERC} = V_{CC}$		0.8		4.3	ns	
t _{PLH}	OEAB	В	1.7		4.9		
t _{PHL}	$V_{ERC} = GND$		0.9		3.8	ns	
t _{FALL/RISE} V _{ERC} = V _{CC}	Transition Time, B ou	utputs (0.6V to 1.3V)	0.7/0.7	2.0/2.5		ns	

Extended Electrical Characteristics (GTL)

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 0.8V$ (unless otherwise noted). $C_I = 30 \text{ pF}$ for B Port and $C_I = 50 \text{ pF}$ for A Port.

GT
Ð
16
Ξ
055


Symbol	From (Input)	To (Output)	Min	Typ (Note 20)	Мах	Unit
t _{OSLH} (Note 21)	А	В		0.4	1.0	ns
t _{OSHL} (Note 21)				0.4	1.0	ns
t _{PV(HL)} (Note 22) (Note 23)	A	В			1.5	ns
t _{OSLH} (Note 21)	CLKAB	В		0.3	0.9	ns
t _{OSHL} (Note 21)				0.3	0.6	ns
t _{PV(HL)} (Note 22)(Note 23)	CLKAB	В			1.2	ns
t _{OSLH} (Note 21)	В	A		0.3	1.0	ns
t _{OSHL} (Note 21)				0.3	1.0	ns
t _{OST} (Note 21)	В	A		0.6	1.5	ns
t _{PV} (Note 22)	В	A			1.6	ns
t _{OSLH} (Note 21)	CLKAB	A		0.3	0.6	ns
t _{OSHL} (Note 21)				0.3	0.6	ns
t _{OST} (Note 21)	CLKAB	A		0.5	1.0	ns
t _{PV} (Note 22)	CLKAB	A			1.1	ns


Note 20: All typical values are at $V_{CC}=3.3V,$ and $T_{A}=25^{\circ}C.$

Note 21: t_{OSHL}/t_{OSLH} and t_{OST} —Output to output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTL outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 22: t_{PV}—Part to part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTL outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 23: Due to the open drain structure on GTL outputs, t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.





GTLP16T1655 16-Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls