imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FAIRCHILD

SEMICONDUCTOR TM

GTLP6C817 Low Drive GTLP/LVTTL 1:6 Clock Driver

General Description

The GTLP6C817 is a low drive clock driver that provides TTL to GTLP signal level translation (and vice versa). The device provides a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Interface between LVTTL and GTLP logic levels
- Designed with edge rate control circuitry to reduce output noise on the GTLP port

June 1999

Revised December 2000

- V_{REF} pin provides external supply reference voltage for receiver threshold adjustibility
- Special PVT compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- TTL compatible driver and control inputs
- Designed using Fairchild advanced CMOS technologyBushold data inputs on A port to eliminate the need for
- external pull-up resistors for unused inputs
 Power up/down and power off high impedance for live insertion
- 5V over voltage tolerance on LVTTL ports
- Open drain on GTLP to support wired-or connection
- A Port source/sink -12mA/+12mA
- B Port sink +40mA
- 1:6 fanout clock driver for TTL port
- 1:2 fanout clock driver for GTLP port


Ordering Code:

Order Number Package Numbe		Package Description
GTLP6C817MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Device is also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Pin Descriptions

	-
Pin Names	Description
TTLIN, GTLPIN	Clock Inputs (TTL and GTLP respectively)
OEB	Output Enable (Active LOW) GTLP Port (TTL Levels)
OEA	Output Enable (Active LOW) TTL Port (TTL Levels)
V _{CCT} .GNDT	LVTTL Output Supplies (3V)
V _{CC}	Internal Circuitry V _{CC} (5V)
GNDG	OBn GTLP Output Grounds
V _{REF}	Voltage Reference Input
OA0–OA5	TTL Buffered Clock Outputs
OB0–OB1	GTLP Buffered Clock Outputs
	•

Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS500246

www.fairchildsemi.com


Functional Description

The GTLP6C817 is a low drive clock driver providing LVTTL-to-GTLP clock translation, and GTLP-to-LVTTL clock translation in the same package. The LVTTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-LVTTL direction the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions.

Truth Tables

Inpu	ts	Outputs
TTLIN	OEB	OBn
Н	L	L
L	L	Н
Х	Н	High Z
Inpu	ts	Outputs
Inpu GTLPIN	ts OEA	Outputs OAn
•		
GTLPIN		

Logic Diagram



www.fairchildsemi.com

Absolute Maximur	Recommend	
Supply Voltage (V _{CC})	-0.5V to +7.0V	Conditions (
DC Input Voltage (VI)	-0.5V to +7.0V	Supply Voltage
DC Output Voltage (V _O)		V _{CC}
Outputs 3-STATE	-0.5V to +7.0V	V _{CCT}
Outputs Active (Note 2)	-0.5V to +7.0V	Bus Termination V
DC Output Sink Current into		GTLP
OA Port I _{OL}	24 mA	V _{REF}
DC Output Source Current		Input Voltage (VI) o
from OA Port I _{OH}	–24 mA	and Control Pins
DC Output Sink Current into		HIGH Level Output
OB Port in the LOW State I	OL 80 mA	OA Port
DC Input Diode Current (IIK)		LOW Level Output
$V_{I} < 0V$	–50 mA	OA Port
DC Output Diode Current (IOK	;)	OB Port
V _O < 0V	–50 mA	Operating Tempera
$V_{O} > V_{CC}$	+50 mA	Note 1: Absolute Maximu
ESD Rating	> 2000V	which damage to the dev conditions beyond those
Storage Temperature (T _{STG})	-65°C to +150°C	Functional operation und implied.
		Note 2: I _o Absolute Maxim
		Note 3: Unused input mus

_ ded Operating (Note 3) 4.75V to 5.25V 3.15V to 3.45V Voltage (V_{TT}) 1.47V to 1.53V 0.98V to 1.02V on INA Port 0.0V to 5.5V าร ut Current (I_{OH}) -12 mA ut Current (I_{OL}) +12 mA +40 mA $-40^{\circ}C$ to $+85^{\circ}C$ erature (T_A)

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not mplied.

Note 2: I_o Absolute Maximum Rating must be observed.

Note 3: Unused input must be held HIGH or LOW.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted).

	Symbol	Tes	t Conditions	Min	Typ (Note 4)	Мах	Units	
V _{IH}	GTLPIN			V _{REF} + 0.05		V _{TT}	V	
	Others			2.0			v	
VIL	GTLPIN			0.0		$V_{\text{REF}} - 0.05$	V	
	Others					0.8	v	
V _{REF}	GTLP				1.0		v	
(Note 5)	GTL				0.8		v	
V _{TT}	GTLP			1.5			V	
(Note 5)	GTL				1.2		v	
V _{IK}		$V_{CC} = 4.75V$	I _I = -18 mA			-1.2	v	
		$V_{CCT} = 3.15V$	ij = -10 IIIA			-1.2	v	
V _{OH}	OAn Port	$V_{CC} = 4.75V$	I _{OH} = -100 μA	V _{CC} -0.2				
		$V_{CCT} = 3.15V$	$I_{OH} = -6 \text{ mA}$	2.4			V	
			$I_{OH} = -12 \text{ mA}$	2.2				
V _{OL}	OAn Port	$V_{CC} = 4.75V$	I _{OL} = 100 μA			0.2		
		$V_{CCT} = 3.15V$	$I_{OL} = 6 \text{ mA}$			0.4	V	
			$I_{OL} = 12 \text{ mA}$			0.5		
V _{OL}	OBn Port	$V_{CC} = 4.75V$	I _{OL} = 100 μA			0.2	V	
		$V_{CCT} = 3.15V$	I _{OL} = 40 mA			0.5	v	
lı	TTLIN/	$V_{CC} = 5.25V$	$V_{I} = 5.25V$			5	μA	
	Control Pins	$V_{CCT} = 3.45V$	$V_I = 0V$			-5	μΑ	
	GTLPIN	$V_{CC} = 5.25V$	$V_I = V_{TT}$			5	μA	
		$V_{CCT} = 3.45V$	$V_I = 0$			-5	μΑ	
I _{OFF}	TTLIN, OAn Port, Control Pins	$V_{CC} = 0$	V_{I} or $V_{O} = 0V$ to 5.25V			30	μA	
	GTLPIN, OBn Port	V _{CCT} = 0	V_I or $V_O = 0$ to V_{TT}			30	μΑ	
lozh	OAn Port	$V_{CC} = 5.25V$	$V_{O} = 5.25V$			5		
	OBn Port	$V_{CCT} = 3.45V$	$V_{O} = 1.5V$			5	μA	
I _{OZL}	OAn Port	$V_{CC} = 5.25V$	V _O = 0			-5		
	OBn Port	V _{CCT} = 3.45V	$V_{O} = 0$			-5	μA	

www.fairchildsemi.com

GTLP6C817

GTLP6C817

DC Electrical Characteristics (Continued)

	Symbol	Test Co	nditions	Min	Typ (Note 4)	Мах	Units
I _{PU/PD}	All Ports	$V_{CC} = V_{CCT} = 0$ to 1.5V	OE = Don't Care			30	μA
I _{CC} (5V)	OAn or	$V_{CC} = 5.25V$	Outputs HIGH			10	
	OBn Ports	$V_{CCT} = 3.45V$	Outputs LOW			10	mA
			Outputs Disabled			10	- 1114
			$V_I = V_{CC}$ or GND				
I _{CC} (3V)	OAn or	$V_{CC} = 5.25V$	Outputs HIGH, LOW			45	
	OBn Ports	$V_{CCT} = 3.45V$	Outputs Disabled			45	μΑ
			$V_I = V_{CC}$ or GND				
۵l _{CC}	TTLIN	$V_{CC} = 5.25V$	$V_{I} = V_{CC} - 2.1$			1	mA
		$V_{CCT} = 3.45V$	$v_1 = v_{CC} - 2.1$			I	IIIA
C _{IN}	Control Pins/GTLPIN/TTLIN		$V_I = V_{CC} \text{ or } 0$		3	3.5	pF
C _{OUT}	OAn Port		$V_I = V_{CC} \text{ or } 0$		3	4.5	pF
	OBn Port		$V_{I} = V_{CC}$ or 0		4	5	pr

Note 4: All typical values are at V_{CC} = 5.0V V_{CCT} = 3.3V and T_A = 25°C.

Note 5: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted to accommodate backplane impedances other than 50 Ω , within the boundaries of not exceeding the DC Absolute I_{OL} ratings. Similarly V_{REF} can be adjusted to compensate for changes in V_{TT} .

AC Electrical Characteristics

Over recommended range of supply voltage and operating free air temperature. $V_{REF} = 1.0V$ (unless otherwise noted). $C_L = 30 \text{ pF}$ for OBn Port and $C_L = 50 \text{ pF}$ for OAn Port.

	From	То	Min	Тур	Max	
Symbol	(Input)	(Output)		(Note 6)		Units
t _{PLH}	TTLIN	OBn	2.3		4.7	
t _{PHL}			1.5		4.6	ns
t _{PLH}	OEB	OBn	2.4		4.8	
t _{PHL}			1.6		4.7	ns
t _{RISE}	Transition Time, OB	Outputs (20% to 80%)		1.7		ns
t _{FALL}	Transition Time, OB	outputs (20% to 80%)		2.1		ns
t _{RISE}	Transition Time, OA	outputs (10% to 90%)		2.7		ns
t _{FALL}	Transition Time, OA	outputs (10% to 90%)		2.2		ns
t _{PZH} , t _{PZL}	OEA	OAn	2.4		6.5	
t _{PLZ} , t _{PHZ}			2.0		6.5	ns
t _{PLH}	GTLPIN	OAn	3.1		6.6	
t _{PHL}			2.8		6.0	ns

Note 6: All typical values are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

Extended Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature V_{REF} = 1.0V (unless otherwise noted). C_L = 30 pF for B Port and C_L = 50 pF for A Port.

Ω
ΞĤ.
_
τ
ດັ
C
ÓÓ

1

Sy	vmbol	From (Input)	To (Output)	Min	Typ (Note 7)	Max	Unit
t _{OSLH}	(Note 8)	А	В		.05	.4	20
t _{OSHL}	(Note 8)	А	В		.05	.4	ns
t _{PS}	(Note 9)	А	В		0.5	1.0	ns
t _{PV(HL)}	(Note 10) (Note 11)	A	В			.7	ns
t _{OSLH} t _{OSHL}	(Note 8) (Note 8)	B	A A		.12 .12	.5 .5	ns
t _{OST}	(Note 8)	В	A		.6	1.0	ns
t _{PS}	(Note 9)	В	A		0.5	1.0	ns
t _{PV}	(Note 10)	В	A			1.2	ns

Note 7: All typical values are at $V_{CC}=5.0V$ and $T_A=25^\circ C.$

Note 8: t_{OSHL}/t_{OSLH} and t_{OST} - Output-to-Output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs witching in the same direction either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 9: t_{PS} - Pin or Transition skew is defined as the difference between the LOW-to-HIGH transition and the HIGH-to-LOW transition on the same pin. The parameter is measured across all the outputs of the same chip is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 10: t_{PV} - Part-to-Part skew is defined as the absolute value of the difference between the actual propagation design for all outputs from device-todevice. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP output could vary on the backplane due to the loading and impedance seen by the device.


Note 11: Due to the open drain structure on GTLP outputs, t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values in the actual application.

www.fairchildsemi.com

GTLP6C817

Test Circuit and Timing Waveforms Test Circuit for A Outputs **o** 6V From O Oper 500 Output Under O GND ~~ $C_L = 50 \, pF$ Test Ş 500 (Note A) Test s $t_{\rm PLH}/t_{\rm PHL}$ Open t_{PLZ}/t_{PZL} 6V GND t_{PHZ}/t_{PZH}


Note A: C_L includes probes and jig capacitance.



From Under Test Circuit for B Outputs 1.5V (GTLP) 1.2V (GTL) 25 25 (Notes A, B)

Note A: C_L includes probes and jig capacitance. Note B: For B Port C_L = 30 pF is used for worst case.

Voltage Waveform - Enable and Disable Times



Output Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the control output Output Waveforms 2 is for an output with internal conditions such that the output is HIGH except when disabled by the control output

Input and Measure Conditions

	A or LVTTL Pins	B or GTLP Pins
V _{inHIGH}	V _{CC}	1.5
V _{inLOW}	0.0	0.0
V _M	V _{CC} /2	1.0
V _X	V _{OL} + 0.3V	N/A
V _Y	V _{OH} + 0.3V	N/A

All input pulses have the following characteristics: Frequency = 10MHz, $t_{RISE} = t_{FALL} = 2 \text{ ns}$, $Z_O = 50\Omega$. The outputs are measured one at a time with one transition per measurement.

