

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## HCPL-M700/HCPL-M701

Small Outline, 5 Lead, Low Input Current, High Gain Optocouplers



## Data Sheet



## Description

These small outline, low input current, high gain optocouplers are single channel devices in a five lead miniature footprint. They are electrically equivalent to the following Avago optocouplers:

The SO-5 JEDEC registered (MO-155) package outline does not require "through holes" in a PCB. This package occupies approximately one-fourth the footprint area of the standard dual-in-line package. The lead profile is designed to be compatible with standard surface mount processes.

These high gain series opto-couplers use a Light Emitting Diode and an integrated high gain photo-detector to provide extremely high current transfer ratio between input and output. Separate pins for the photodiode and output stage results in TTL compatible saturation voltages and high speed operation. Where desired the  $V_{\rm CC}$  and  $V_{\rm O}$  terminals may be tied together to achieve conventional photo-darlington operation.

The HCPL-M701 is for use in CMOS, LSTTL or other low power applications. A 400% minimum current transfer ratio is guaranteed over a 0-70°C operating range for only 0.5 mA of LED current.

The HCPL-M700 is designed for use mainly in TTL applications. Current Transfer Ratio is 300% minimum over 0-70°C for an LED current of 1.6 mA [1TTLUnit Load (U.L.)]. A 300% CTR enables operation with 1 U.L. out with a 2.2 k $\Omega$  pull-up resistor.

Selection for lower input currents down to 250  $\mu A$  is available upon request.

#### **Features**

- Surface mountable
- Very small, low profile JEDEC registered package outline
- Compatible with infrared vapor phase reflow and wave soldering processes
- · High current transfer ratio: 2000%
- Low input current capability: 0.5 mA
- TTL compatible output: V<sub>OL</sub> = 0.1 V
- Guaranteed ac and dc performance over temperature: 0°C to 70°C
- · High output current: 60 mA
- Recognized under the component program of U.L. (file No. E55361) for dielectric withstand proof test voltage of 3750 Vac, 1 minute
- Lead free option "-000E"

#### **Applications**

- Ground isolate most logic families: TTL/ TTL, CM OS/ TTL, CM OS/ CM OS, LSTTL/ TTL, CM OS/ LSTTL
- · Low input current line receiver
- EA RS232C line receiver
- Telephone ring detector
- ac line voltage status indicator: low input power dissipation
- · Low power systems: ground isolation

SO-5 Package	Standard DIP	SO-8 Package
HCPL-M700	6N138	HCPL-0700
HCPL-M701	6N139	HCPL-0701

CAUTION: The small device geometries inherent to the design of this bipolar component increase the component's susceptibility to damage from electrostatic discharge (ESD). It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## **Ordering Information**

HCPL-M700 and HCPL-M701 are UL Recognized with 3750 V<sub>rms</sub> for 1 minute per UL1577 and are approved under CSA Component Acceptance Notice # 5, File CA 88324.

	Opt	ion						
Part Number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	Quantity	
HCPL-M700	-000E	No option	SO-5				100 per tube	
HCPL-M701	-500E	# 500	30-9	X	X	X	1500 per reel	

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

### Example 1:

HCPL-M700-500E to order product of Mini-flat Surface Mount 5-pin package in Tape and Reel packaging with RoHS compliant.


#### Example 2:

HCPL-M700 to order product of Mini-flat Surface Mount 5-pin package in tube packaging and non RoHS compliant.

Option data sheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '# XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.


## Outline Drawing (JEDEC MO-155)




NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

<sup>\*</sup> MAXIMUM MOLD FLASH ON EACH SIDE IS 0.15 mm (0.006)

## **Land Pattern Recommendation**




## **Schematic**



# Absolute Maximum Ratings (No Derating Required up to 85°C)


(No Derating Required up to 85°C)	
Storage Temperature	55°C to +125°C
Operating Temperature	40°C to +85°C
Average Input Current - I <sub>F</sub>	20 mA
Peak Input Current - I <sub>F</sub>	40 mA
(5)	50% duty cycle, 1 ms pulse width)
Peak Transient Input Current - $I_F$	1.0 A
	(≤1 µs pulse width, 300 pps)
Reverse Input Voltage - V <sub>R</sub>	5 V
Input Power Dissipation	35 mW
Output Current - I <sub>O</sub> (Pin 5)	60 mA
Supply and Output Voltage - V <sub>CC</sub> (Pir	a 6-4),V <sub>O</sub> (Pin 5-4)
HCPL-M700	0.5 V to 7 V
HCPL-M701	0.5 V to 18 V
Output Power Dissipation	100 mW
Infrared and Vapor Phase Reflow Ter	nperature see below

## **Solder Reflow Thermal Profile**



Note: Non-halide flux should be used.

## **Recommended Pb-Free IR Profile**



Note: Non-halide flux should be used.

## Insulation Related Specifications

Parameter	Symbol	Value	Units	Conditions
Min. External Air Gap	L(IO1)	≥ 5	mm	Measured from input terminals
(Clearance)				to output terminals
Min. External Tracking Path	L(IO2)	≥ 5	mm	Measured from input terminals
(Creepage)				to output terminals
Min. Internal Plastic Gap		0.08	mm	Through insulation distance
(Clearance)				conductor to conductor
TrackingResistance	CTI	175	V	DINIEC 112/VDE 0303 Part 1
Isolation Group (per DIN VDE 0109)		Ша		Material Group DIN VDE 0109

 $\label{eq:comperators} \textbf{Electrical Specifications}$  Over recommended temperature (T\_A = 0°C to 70°C) unless otherwise specified. (See note 6.)

Parameter	Symbol	Device HCPL-	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Current Transfer Ratio	CTR	M701	400 500	2000 1600	3500 2600	%	$\begin{split} I_F &= 0.5 \text{ mA},  V_O = 0.4 \text{ V}, \\ V_{CC} &= 4.5 \text{ V} \\ I_F &= 1.6 \text{ mA},  V = 0.4 \text{ V}, \\ V_{CC} &= 4.5 \text{ V} \end{split}$	2, 3	1
		M700	300	1600	2600		$I_{\rm F} = 1.6 \ \text{mA},  V_{\rm O} = 0.4 \ \text{V}, \\ V_{\rm CC} = 4.5 \ \text{V}$		
Logic Low Output	$V_{\mathrm{OL}}$	M701		0.1	0.4	V	$I_{\rm F}$ = 1.6 mA, $I_{\rm O}$ = 8 mA, $V_{\rm CC}$ = 4.5 V	1	
Voltage				0.1	0.4		$\label{eq:local_control_control} \left  \begin{array}{l} I_F = 5 \text{ mA}, \ I_O = 15 \text{ mA}, \\ V_{CC} = 4.5 \text{ V} \\ I_F = 12 \text{ mA}, \ I_O = 24 \text{ mA}, \end{array} \right.$		
		M700		0.1	0.4		$V_{CC} = 4.5 \text{ V}$ $I_F = 1.6 \text{ mA}, I_O = 24 \text{ mA},$		
		W1700		0.1	0.4		$V_{\rm CC} = 4.5 \text{ V}$		
Logic High Output	$I_{OH}$	M701		0.05	100	μΑ	$\begin{vmatrix} I_F = 0 \text{ mA,} \\ V_O = V_{CC} = 18 \text{ V} \end{vmatrix}$		
		M700		0.1	250		$\begin{vmatrix} I_F = 0 \text{ mA,} \\ V_O = V_{CC} = 7 \text{ V} \end{vmatrix}$		
Logic Low Supply Current	$I_{CCL}$			0.4	1.5	mA	$I_{F} = 1.6 \text{ mA}, V_{O} = Open,$ $V_{CC} = 18 \text{ V}$		
Logic High Supply Current	$I_{CCH}$			0.01	10	μΑ	$I_{F} = 0 \text{ mA}, V_{O} = Open,$ $V_{CC} = 18 \text{ V}$		
Input Forward Voltage	$ m V_{F}$			1.4	1.75	V	$T_A = 25^{\circ}C$ $I_F = 1.6 \text{ mA}$	4	
Input Reverse Breakdown Voltage	$\mathrm{BV}_\mathrm{R}$		5				$I_R = 10 \ \mu A$		
Tempera- ture Co- efficient of Forward Voltage	$\Delta V_{F}/\Delta T_{A}$			-1.8		mV/°C	$I_{\mathrm{F}}$ = 1.6 mA		
Input Capacitance	$\mathrm{C_{IN}}$			60		pF	$f = 1 \text{ MHz}, V_F = 0$		
Input- Output Insulation	$ m V_{ISO}$		3750			$V_{ m RMS}$	$RH \leq 50\%, t=1 \text{ min},$ $T_A = 25^{\circ}C$		2, 3
Resistance (Input- Output)	R <sub>I-O</sub>			$10^{12}$		Ω	$V_{\text{I-O}} = 500 \text{ V}_{\text{DC}}$		2
Capacitance (Input- Output)	$\mathrm{C}_{ ext{I-O}}$			0.6		pF	f = 1 MHz		2

## **Switching Specifications**


Over recommended temperature ( $T_A$  = 0°C to 70°C),  $V_{CC}$  = 5 V, unless otherwise specified.


Parameter	Sym- bol	Device HCPL-	Min.	Typ.*	Max.	Unit	Test Co	onditions	Fig.	Note
Propagation	${ m t_{PHL}}$	M701		25	75	μs	$T_A = 25^{\circ}C$	$I_F = 0.5 \text{ mA},$	5, 6,	
Delay Time to Logic					100			$R_L = 4.7 \text{ k}\Omega$	7	
Low at				0.5	2		$T_A = 25^{\circ}C$	$I_F = 12 \text{ mA},$		
Output					3			$R_{L}$ = 270 $\Omega$		
		M700		5	20		$T_A = 25^{\circ}C$	$I_F = 1.6 \text{ mA},$		
					25			$R_{\rm L}$ = 2.2 k $\Omega$		
Propagation	$ m t_{PLH}$	M701		10	60		$T_A = 25^{\circ}C$	$I_F = 0.5 \text{ mA},$	5, 6,	
Delay Time to Logic					90			$R_{\rm L} = 4.7 \; {\rm k}\Omega$	7	
High at				1	10		$T_A = 25^{\circ}C$	$I_F = 12 \text{ mA},$		
Output					15			$R_{\rm L}$ = 270 $\Omega$		
		M700		10	35		$T_A = 25^{\circ}C$	$I_F = 1.6 \text{ mA},$		
					50			$R_{L}$ = 2.2 $k\Omega$		
Common Mode Transient Immunity at Logic High Output	$ CM_H $		1,000	10,000		V/µs	$\begin{split} I_F = 0 \ mA \\ R_L = 2.2 \ k\Omega \\ \mid V_{CM} \mid = 10  V_{CM} \end{split}$	7 <sub>р-р</sub>	8	4, 5
Common Mode Transient Immunity at Logic Low Output	$ \mathrm{CM_L} $		1,000	10,000		V/µs	$\begin{split} I_F &= 1.6 \text{ mA} \\ R_L &= 2.2 \text{ k}\Omega \\ \mid V_{CM} \mid = 10 \text{ V} \end{split}$	7 <sub>р-р</sub>	8	4, 5

<sup>\*</sup>All typicals at  $T_A=25^{\circ}\mathrm{C}.$ 

#### Notes

- 1. dc CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current,  $I_0$ , to the forward LED input current,  $I_F$ , times 100.
- 2. Device considered a two terminal device: pins 1 and 3 shorted together, and pins 4, 5 and 6 shorted together.
- 3. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500  $V_{RMS}$  for 1 second (leakage detection current limit,  $I_{I-O} \leq 5~\mu A$ ).
- 4. Common transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the rising edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 2.0$  V). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the falling edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O < 0.8$  V).
- 5. In applications where dV/dt may exceed 50,000 V/ $\mu$ s (such as static discharge) a series resistor,  $R_{CC}$ , should be included to protect the detector IC from destructively high surge currents. The recommended value is  $R_{CC}$  = 220  $\Omega$ .
- 6. Use of a 0.1  $\mu F$  bypass capacitor connected between pins 4 and 6 is recommended.










Figure 1. dc Transfer Characteristics.

Figure 2. Current Transfer Ratio vs. Forward Current.

Figure 3. Output Current vs. Input Diode Forward Current.








Figure 4. Input Diode Forward Current vs. Forward Voltage.

Figure 5. Propagation Delay vs. Temperature.

Figure 6. Non-Saturated Rise and Fall Times vs. Load Resistance.





Figure 7. Switching Test Circuit.



 ${\bf Figure~8.~Test~Circuit~for~Transient~Immunity~and~Typical~Waveforms.}$ 

