imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





HCS500

KEELOQ[®] Code Hopping Decoder

FEATURES

Security

- Encrypted Storage of Manufacturer's Code
- · Encrypted Storage of Crypt Keys
- Up to Seven Transmitters can be Learned
- KEELOQ[®] Code Hopping Technology
- Normal and Secure Learning Mechanisms

Operating

- 3.0V—5.5V Operation
- Internal Oscillator
- · Auto Bit Rate Detection

Other

- Stand-Alone Decoder Chipset
- External EEPROM for Transmitter Storage
- · Synchronous Serial Interface
- 1 Kbit user EEPROM
- 8-Pin PDIP/SOIJ Package

Typical Applications

- Automotive Remote Entry Systems
- Automotive Alarm Systems
- · Automotive Immobilizers
- · Gate and Garage Openers
- Electronic Door Locks
- · Identity Tokens
- Burglar Alarm Systems

Compatible Encoders

All KEELOQ encoders and transponders configured for the following setting:

- PWM Modulation Format (1/3-2/3)
- TE in the range from 100 us to 400 us
- 10 x TE Header
- · 28-Bit Serial Number
- · 16-Bit Synchronization Counter
- Discrimination Bits Equal to Serial Number 8 LSbs
- 66- to 69-Bit Length Code Word.

DESCRIPTION

The Microchip Technology Inc. HCS500 is a code hopping decoder designed for secure Remote Keyless Entry (RKE) systems. The HCS500 utilizes the patented KEELOQ code hopping system and highsecurity learning mechanisms to make this a canned solution when used with the HCS encoders to implement a unidirectional remote and access control systems. The HCS500 can be used as a stand-alone decoder or in conjunction with a microcontroller.

PIN DIAGRAM



FIGURE 1: BLOCK DIAGRAM



The manufacturer's code, crypt keys, and synchronization information are stored in encrypted form in external EEPROM. The HCS500 uses the S_DAT and S_CLK inputs to communicate with a host controller device.

The HCS500 operates over a wide voltage range of 3.0 volts to 5.5 volts. The decoder employs automatic bit-rate detection, which allows it to compensate for wide variations in transmitter data rate. The decoder contains sophisticated error checking algorithms to ensure only valid codes are accepted.

1.0 SYSTEM OVERVIEW

Key Terms

The following is a list of key terms used throughout this data sheet. For additional information on KEELOQ and code hopping, refer to Technical Brief 3 (TB003).

- RKE Remote Keyless Entry
- Button Status Indicates what button input(s) activated the transmission. Encompasses the four button Status bits S3, S2, S1 and S0 (Figure 7-2).
- **Code Hopping** A method by which a code, viewed externally to the system, appears to change unpredictably each time it is transmitted.
- Code word A block of data that is repeatedly transmitted upon button activation (Figure 7-1).
- **Transmission** A data stream consisting of repeating code words (Figure 7-1).
- Crypt key A unique and secret 64-bit number used to encrypt and decrypt data. In a symmetrical block cipher such as the KEELOQ algorithm, the encryption and decryption keys are equal and will therefore be referred to generally as the crypt key.
- Encoder A device that generates and encodes data.
- Encryption Algorithm A recipe whereby data is scrambled using a crypt key. The data can only be interpreted by the respective decryption algorithm using the same crypt key.
- **Decoder** A device that decodes data received from an encoder.
- **Decryption algorithm** A recipe whereby data scrambled by an encryption algorithm can be unscrambled using the same crypt key.
- Learn Learning involves the receiver calculating the transmitter's appropriate crypt key, decrypting the received hopping code and storing the serial number, synchronization counter value and crypt key in EEPROM. The KEELOQ product family facilitates several learning strategies to be implemented on the decoder. The following are examples of what can be done.
 - Simple Learning

The receiver uses a fixed crypt key, common to all components of all systems by the same manufacturer, to decrypt the received code word's encrypted portion.

- Normal Learning

The receiver uses information transmitted during normal operation to derive the crypt key and decrypt the received code word's encrypted portion.

- Secure Learn

The transmitter is activated through a special button combination to transmit a stored 60-bit seed value used to generate the transmitter's crypt key. The receiver uses this seed value to derive the same crypt key and decrypt the received code word's encrypted portion.

• Manufacturer's code – A unique and secret 64bit number used to generate unique encoder crypt keys. Each encoder is programmed with a crypt key that is a function of the manufacturer's code. Each decoder is programmed with the manufacturer code itself.

1.1 HCS Encoder Overview

The HCS encoders have a small EEPROM array which must be loaded with several parameters before use. The most important of these values are:

- A crypt key that is generated at the time of production
- · A 16-bit synchronization counter value
- A 28-bit serial number which is meant to be unique for every encoder

The manufacturer programs the serial number for each encoder at the time of production, while the 'Key Generation Algorithm' generates the crypt key (Figure 1-1). Inputs to the key generation algorithm typically consist of the encoder's serial number and a 64-bit manufacturer's code, which the manufacturer creates.

Note: The manufacturer code is a pivotal part of the system's overall security. Consequently, all possible precautions must be taken and maintained for this code.

FIGURE 1-1: CREATION AND STORAGE OF CRYPT KEY DURING PRODUCTION



The 16-bit synchronization counter is the basis behind the transmitted code word changing for each transmission; it increments each time a button is pressed. Due to the code hopping algorithm's complexity, each increment of the synchronization value results in greater than 50% of the bits changing in the transmitted code word.

Figure 1-2 shows how the key values in EEPROM are used in the encoder. Once the encoder detects a button press, it reads the button inputs and updates the synchronization counter. The synchronization counter and crypt key are input to the encryption algorithm and the output is 32 bits of encrypted information. This data will change with every button press, its value appearing externally to 'randomly hop around', hence it is referred to as the hopping portion of the code word. The 32-bit hopping code is combined with the button information and serial number to form the code word transmitted to the receiver. The code word format is explained in greater detail in Section 7.2 "Code Word Organization". A receiver may use any type of controller as a decoder, but it is typically a microcontroller with compatible firmware that allows the decoder to operate in conjunction with an HCS500 based transmitter. **Section 3.0 "Decoder Operation"** provides detail on integrating the HCS500 into a system.

A transmitter must first be 'learned' by the receiver before its use is allowed in the system. Learning includes calculating the transmitter's appropriate crypt key, decrypting the received hopping code and storing the serial number, synchronization counter value and crypt key in EEPROM.

In normal operation, each received message of valid format is evaluated. The serial number is used to determine if it is from a learned transmitter. If from a learned transmitter, the message is decrypted and the synchronization counter is verified. Finally, the button status is checked to see what operation is requested. Figure 1-3 shows the relationship between some of the values stored by the receiver and the values received from the transmitter.

FIGURE 1-2: BUILDING THE TRANSMITTED CODE WORD (ENCODER)



HCS500





Note: Circled numbers indicate the order of execution.

2.0 PIN ASSIGNMENT

The description of the pins of the HCS500 decoder is provided in Table 2-1.

| TABLE 2-1. DECODER FIN ASSIGNMEN | TABLE 2-1: | DECODER PIN ASSIGNMEN |
|----------------------------------|------------|-----------------------|
|----------------------------------|------------|-----------------------|

| PIN | Decoder Function | I/O ⁽¹⁾ | Buffer Type ⁽¹⁾ | Description | |
|-----|---------------------|--------------------|----------------------------|---|--|
| 1 | Vdd | Р | — | Power Connection | |
| 2 | EE_CLK | 0 | TTL | Clock to I ² C [™] EEPROM | |
| 3 | EE_DAT | I/O | TTL | Data to I ² C [™] EEPROM | |
| 4 | MCLR | I | ST | Master clear input | |
| 5 | S_DAT | I/O | TTL | Synchronous data from controller | |
| 6 | S_CLK | I | TTL | Synchronous clock from controller | |
| 7 | RFIN | I | TTL | RF input from receiver | |
| 8 | GND | Р | — | Ground connection | |

Note: P = power, I = in, O = out, and ST = Schmitt Trigger input.

3.0 DECODER OPERATION

3.1 Learning a Transmitter to a Receiver (Normal or Secure Learn)

Before the transmitter and receiver can work together, the receiver must first 'learn' and store the following information from the transmitter in EEPROM:

- A check value of the serial number
- · The crypt key
- The current synchronization counter value

The decoder must also store the manufacturer's code (Section 1.1 "HCS Encoder Overview") in protected memory. This code will typically be the same for all of the decoders in a system.

The HCS500 has seven memory slots, and, consequently, can store up to seven transmitters. During the learn procedure, the decoder searches for an empty memory slot for storing the transmitter's information. When all of the memory slots are full, the decoder will overwrite the last transmitter's information. To erase all of the memory slots at once, use the ERASE_ALL command (C3H).

3.2 Learning Procedure

Learning is initiated by sending the ACTIVATE_LEARN (D2H) command to the decoder. The decoder acknowledges reception of the command by pulling the data line high.

For the HCS500 decoder to learn a new transmitter, the following sequence is required:

- 1. Activate the transmitter once.
- 2. Activate the transmitter a second time. (In Secure Learning mode, the seed transmission must be transmitted during the second stage of learn by activating the appropriate buttons on the transmitter.)

The HCS500 will transmit a learn-status string, indicating that the learn was successful.

- 3. The decoder has now learned the transmitter.
- 4. Repeat steps 1-3 to learn up to seven transmitters
 - Note 1: Learning will be terminated if two nonsequential codes were received or if two acceptable codes were not decoded within 30 seconds.
 - 2: If more than seven transmitters are learned, the new transmitter will replace the last transmitter learned. It is, therefore, not possible to erase lost transmitters by repeatedly learning new transmitters. To remove lost or stolen transmitters, ERASE_ALL transmitters and relearn all available transmitters.
 - **3:** Learning a transmitter with a crypt key that is identical to a transmitter already in memory replaces the existing transmitter. In practice, this means that all transmitters should have unique crypt keys. Learning a previously learned transmitter does not use any additional memory slots.

The following checks are performed by the decoder to determine if the transmission is valid during learn:

- · The first code word is checked for bit integrity
- · The second code word is checked for bit integrity
- The crypt key is generated according to the selected algorithm
- · The hopping code is decrypted
- · The discrimination value is checked
- If all the checks pass, the key, serial number check value, and synchronization counter values are stored in EEPROM memory

Figure 3-1 shows a flow chart of the learn sequence.



FIGURE 3-1: LEARN SEQUENCE

3.3 Validation of Codes

The decoder waits for a transmission and checks the serial number to determine if it is a learned transmitter. If it is, it takes the code hopping portion of the transmission and decrypts it, using the crypt key. It uses the discrimination value to determine if the decryption was valid. If everything up to this point is valid, the synchronization counter value is evaluated.

3.4 Validation Steps

Validation consists of the following steps:

- 1. Search EEPROM to find the Serial Number Check Value Match
- 2. Decrypt the Hopping Code
- 3. Compare the 10 bits of the discrimination value with the lower 10 bits of serial number
- 4. Check if the synchronization counter value falls within the first synchronization window.
- 5. Check if the synchronization counter value falls within the second synchronization window.
- 6. If a valid transmission is found, update the synchronization counter, else use the next transmitter block, and repeat the tests.



FIGURE 3-2: DECODER OPERATION

3.5 Synchronization with Decoder (Evaluating the Counter)

The KEELOQ technology patent scope includes a sophisticated synchronization technique that does not require the calculation and storage of future codes. The technique securely blocks invalid transmissions while providing transparent resynchronization to transmitters inadvertently activated away from the receiver.

Figure 3-3 shows a 3-partition, rotating synchronization window. The size of each window is optional but the technique is fundamental. Each time a transmission is authenticated, the intended function is executed and the transmission's synchronization counter value is stored in EEPROM. From the currently stored counter value there is an initial "Single Operation" forward window of 16 codes. If the difference between a received synchronization counter and the last stored counter is within 16, the intended function will be executed on the single button press and the new synchronization counter value effectively rotates the entire synchronization window.

A "Double Operation" (resynchronization) window further exists from the Single Operation window up to 32K codes forward of the currently stored counter value. It is referred to as "Double Operation" because a transmission with synchronization counter value in this window will require an additional, sequential counter transmission prior to executing the intended function. Upon receiving the sequential transmission the decoder executes the intended function and stores the synchronization counter value. This resynchronization occurs transparently to the user as it is human nature to press the button a second time if the first was unsuccessful.

The third window is a "Blocked Window" ranging from the double operation window to the currently stored synchronization counter value. Any transmission with synchronization counter value within this window will be ignored. This window excludes previously used, perhaps code-grabbed transmissions from accessing the system.

HCS500



4.0 INTERFACING TO A MICROCONTROLLER

The HCS500 interfaces to a microcontroller via a synchronous serial interface. A clock and data line are used to communicate with the HCS500. The microcontroller controls the clock line. There are two groups of data transfer messages. The first is from the decoder whenever the decoder receives a valid transmission. The decoder signals reception of a valid code by taking the data line high (maximum of 500 ms) The microcontroller then services the request by clocking out a data string from the decoder. The data string contains the function code, the Status bit, and block indicators. The second is from the controlling microcontroller to the decoder in the form of a defined command set.

Figure 4-1 shows the HCS500 decoder and the I/O interface lines necessary to interface to a microcontroller.

4.1 Valid Transmission Message

The decoder informs the microcontroller of a valid transmission by taking the data line high for up to 500 ms. The controlling microcontroller must

acknowledge by taking the clock line high. The decoder then takes the data line low. The microcontroller can then begin clocking a data stream out of the HCS500. The data stream consists of:

- Start bit '0'.
- Two Status bits [REPEAT, VIOW].
- 4-bit function code [S3 S2 S1 S0].
- Stop bit '1'.
- Four bits indicating which block was used [TX3...TX0].
- Four bits indicating the number of transmitters learned into the decoder [CNT3...CNT0].
- 64 bits of the received transmission with the hopping code decrypted.

| Note: | Data | is | always | clocked | in/out | Least |
|-------|--------|------|-------------|-----------|--------|-------|
| | Signif | icar | nt Bit (LSI | o) first. | | |

The decoder will terminate the transmission of the data stream at any point where the clock is kept low for longer than 1 ms. Therefore, the microcontroller can only clock out the required bits. A maximum of 80 bits can be clocked out of the decoder.



FIGURE 4-1: HCS500 DECODER AND I/O INTERFACE LINES

HCS500





4.2 Command Mode

4.2.1 MICROCONTROLLER COMMAND MODE ACTIVATION

The microcontroller command consists of four parts. The first part activates the Command mode, the second part is the actual command, the third is the address accessed, and the last part is the data. The microcontroller starts the command by taking the clock line high for up to 500 ms. The decoder acknowledges the start-up sequence by taking the data line high. The microcontroller takes the clock line low, after which the decoder will take the data line low, tri-state the data line and wait for the command to be clock in. The data must be set up on the rising edge and will be sampled on the falling edge of the clock line.

4.2.2 COLLISION DETECTION

The HCS500 uses collision detection to prevent clashes between the decoder and microcontroller. Whenever the decoder receives a valid transmission the following sequence is followed:

- The decoder first checks to see if the clock line is high. If the clock line is high, the valid transmission notification is aborted, and the microcontroller Command mode request is serviced.
- The decoder takes the data line high and checks that the clock line does not go high within 50 μ s. If the clock line goes high, the valid transmission notification is aborted and the Command mode request is serviced.
- If the clock line goes high after 50 µs but before 500 ms, the decoder will acknowledge by taking the data line low.
- The microcontroller can then start to clock out the 80-bit data stream of the received transmission.



FIGURE 4-3: MICROCONTROLLER COMMAND MODE ACTIVATION

4.2.3 COMMAND ACTIVATION TIMES

The command activation time (Table 4-1) is defined as the maximum time the microcontroller has to wait for a response from the decoder. The decoder will abort and service the command request. The response time depends on the state of the decoder when the Command mode is requested.

TABLE 4-1: COMMAND ACTIVATION TIMES

4.2.4 DECODER COMMANDS

The command byte specifies the operation required by the controlling microcontroller. Table 4-2 lists the commands.

| Decoder State | Min | Мах |
|--|-----|------------------------------------|
| While receiving transmissions | - | 2.5 ms BPW _{MAX} = 2.7 ms |
| During the validation of a received transmission | — | 3 ms |
| During the update of the sync counters | — | 40 ms |
| During learn | — | 170 ms |

Note: *These parameters are characterized but not tested.

TABLE 4-2:DECODER COMMANDS

| Instruction | Command Byte | Operation | |
|--------------|--|--|--|
| READ | F0 ₁₆ | Read a byte from user EEPROM | |
| WRITE | E1 ₁₆ | Write a byte to user EEPROM | |
| ACTIVATE_LRN | D2 ₁₆ | Activate a learn sequence on the decoder | |
| ERASE_ALL | C3 ₁₆ Activate an erase all function on the decoder | | |
| PROGRAM | B4 ₁₆ Program manufacturer's code and Configuration byt | | |

4.2.5 READ BYTE/S FROM USER EEPROM

The Read command (Figure 4-4) is used to read bytes from the user EEPROM. The offset in the user EEPROM is specified by the address byte which is truncated to seven bits (C to D). After the address, a dummy byte must be clocked in (D to E). The EEPROM data byte is clocked out on the next rising edge of the clock line with the Least Significant bit first (E to F). Sequential reads are possible by repeating sequence E to F within 1 ms after the falling edge of the previous byte's Most Significant Bit (MSb) bit. During the sequential read, the address value will wrap after 128 bytes. The decoder will terminate the Read command if no clock pulses are received for a period longer than 1.2 ms.

4.2.6 WRITE BYTE/S TO USER EEPROM

The Write command (Figure 4-5) is used to write a location in the user EEPROM. The address byte is truncated to seven bits (C to D). The data is clocked in Least Significant bit first. The clock line must be asserted to initiate the write. Sequential writes of bytes are possible by clocking in the byte and then asserting the clock line (D – F). The decoder will terminate the Write command if no clock pulses are received for a period longer than 1.2 ms. After a successful write sequence, the decoder will acknowledge by taking the data line high and keeping it high until the clock line goes low.



FIGURE 4-4: READ BYTES FROM USER EEPROM

FIGURE 4-5: WRITE BYTES TO USER EEPROM



4.2.7 ACTIVATE LEARN

The activate Learn command (Figure 4-6) is used to activate a transmitter learning sequence on the decoder. The command consists of a Command mode activation sequence, a command byte, and two dummy bytes. The decoder will respond by taking the data line high to acknowledge that the command was valid and that learn is active.

Upon reception of the first transmission, the decoder will respond with a learn status message (Figure 4-7).

During learn, the decoder will acknowledge the reception of the first transmission by taking the data line high for 60 ms. The controlling microcontroller can clock out at most eight bits, which will all be zeros. All of the bits of the status byte are zero, and this is used to distinguish between a learn time-out status string and the first transmission received string. The controlling microcontroller must ensure that the clock line does not go high 60 ms after the falling edge of the data line, for this will terminate learn.

FIGURE 4-6: LEARN MODE ACTIVATION

Upon reception of the second transmission, the decoder will respond with a learn status message (Figure 4-8).

The learn status message after the second transmission consists of the following:

- 1 Start bit.
- The function code [S3:S0] of the message is zero, indicating that this is a status string.
- The RESULT bit indicates the result of the learn sequence. The RESULT bit is set if successful and cleared otherwise.
- The OVR bit will indicate whether an exiting transmitter is over written. The OVR bit will be set if an existing transmitter is learned over.
- The [CNT3...CNT0] bits will indicate the number of transmitters learned on the decoder.
- The [TX3...TX0] bits indicate the block number used during the learning of the transmitter.



FIGURE 4-7: LEARN STATUS MESSAGE AFTER FIRST TRANSMISSION



FIGURE 4-8: LEARN STATUS MESSAGE AFTER SECOND TRANSMISSION



© 2001-2015 Microchip Technology Inc.

4.2.8 ERASE ALL

The Erase All command (Figure 4-9) erases all the transmitters in the decoder. After the command and two dummy bytes are clocked in, the clock line must be asserted to activate the command. After a successful completion of an erase all command, the data line is asserted until the clock line goes low.

4.3 Stand-Alone Mode

The HCS500 decoder can also be used in stand-alone applications. The HCS500 will activate the data line for up to 500 ms if a valid transmission was received, and this output can be used to drive a relay circuit. To activate Learn or Erase All commands, a button must be connected to the CLK input. User feedback is indicated on an LED connected to the DATA output line. If the CLK line is pulled high, using the learn button, the LED will switch on. After the CLK line is kept high for longer than two seconds, the decoder will switch the LED line off, indicating that learn will be entered if the button is released. If the CLK line is kept high for another six seconds, the decoder will activate an ERASE_ALL Command.

Learn mode can be aborted by taking the clock line high until the data line goes high (LED switches on). During learn, the data line will give feedback to the user and, therefore, must not be connected to the relay drive circuitry.

Note: The REPS bit must be cleared in the Configuration byte in Stand-Alone mode.

After taking the clock low and before a transmitter is learn, any low-to-high change on the clock line may terminate learn. This has learn implications when a switch with contact bounce is used.

4.4 Erase All Command and Erase Command

The Table 4-3 describes two versions of the Erase All command.

| Command Byte | Subcommand Byte | Description |
|------------------|--------------------|---|
| C3 ₁₆ | 00 ₁₆ | Erase all transmitters. |
| C3 ₁₆ | 01 ₁₆ | Erase all transmit- ters except '1'. The first transmitter in memory is not erased. |

TABLE 4-3:ERASE ALL COMMAND

Subcommand 01 can be used where a transmitter with permanent status is implemented in the microcontroller software. Use of subcommand 01 ensures that the permanent transmitter remains in memory even when all other transmitters are erased. The first transmitter learned after any of the following events is the first transmitter in memory and becomes the permanent transmitter:

- 1. Programming of the manufacturer's code.
- 2. Erasing of all transmitters (subcommand 00 only).

4.5 Test mode

A special test mode is activated after:

- 1. Programming of the manufacturer's code.
- 2. Erasing of all transmitters.

Test mode can be used to test a decoder before any transmitters are learned on it. Test mode enables testing of decoders without spending the time to learn a transmitter. Test mode is terminated after the first successful learning of an ordinary transmitter. In Test mode, the decoder responds to a test transmitter. The test transmitter has the following properties:

- 1. crypt key = manufacturer's code.
- 2. Serial number = any value.
- 3. Discrimination bits = lower ten bits of the serial number.
- 4. Synchronization counter value = any value (synchronization information is ignored).

Because the synchronization counter value is ignored in Test mode, any number of test transmitters can be used, even if their synchronization counter values are different.

4.6 Power Supply Supervisor

Reliable operation of the HCS500 requires that the contents of the EEPROM memory be protected against erroneous writes. To ensure that erroneous writes do not occur after supply voltage "brown-out" conditions, the use of a proper power supply supervisor device (like Microchip part MCP100-450) is imperative.











5.0 DECODER PROGRAMMING

The decoder uses a 2K, 24LC02B serial EEPROM. The memory is divided between system memory that stores the transmitter information (read protected) and user memory (read/write). Commands to access the user memory are described in Sections 4.2.5 and 4.2.6.

The following information stored in system memory needs to be programmed before the decoder can be used:

- 64-bit manufacturer's code
- Decoder Configuration byte

Note 1: These memory locations are read protected and can only be written to using the program command with the device powered up.

2: The contents of the system memory is encrypted by a unique 64-bit key that is stored in the HCS500. To initialize the system memory, the HCS500's program command must be used. The EEPROM and HCS500 are matched, and the devices must be kept together. In-circuit programming is therefore recommended.

5.1 Configuration Byte

The decoder is configured during initialization by setting the appropriate bits in the Configuration byte. The following table list the options:

| Bit | Mnemonic | Description | |
|-----|----------|---|--|
| 0 | LRN_MODE | Learning mode selection LRN_MODE = '0'—Normal Learn LRN_MODE = '1'—Secure Learn | |
| 1 | LRN_ALG | Algorithm selection LRN_ALG = '0'—KEELOQ Decryption Algorithm LRN_ALG = '1'—XOR Algorithm | |
| 2 | REPEAT | Repeat Transmission enable 0 = Disable 1 = Enabled | |
| 3 | Not Used | Reserved | |
| 4 | Not Used | Reserved | |
| 5 | Not Used | Reserved | |
| 6 | Not Used | Reserved | |
| 7 | Not Used | Reserved | |

TABLE 5-1: DECODER INITIALIZATION USING CONFIGURATION BYTE

5.1.1 LRN_MODE

LRN_MODE selects between two learning modes. With LRN_MODE = 0, the Normal (serial number derived) mode is selected; with LRN_MODE = 1, the Secure (seed derived) mode is selected. See **Section 6.0** "Key Generation" for more detail on learning modes.

5.1.2 LRN_ALG

LRN_ALG selects between the two available algorithms. With LRN_ALG = 0 selected, the KEELOQ decryption algorithm is selected; with LRN_ALG = 1, the XOR algorithm is selected. See **Section 6.0** "Key Generation" for more detail on learning algorithms.

5.1.3 REPEAT

The HCS500 can be configured to indicate repeated transmissions. In a stand-alone configuration, repeated transmissions must be disabled.

5.2 Programming Waveform

The programming command consists of the following:

- Command Request Sequence (A to B)
- Command Byte (B to C)
- Configuration Byte (C to D)
- Manufacturer's Code Eight Data Bytes (D to G)
- Activation and Acknowledge Sequence (G to H)

5.3 Programming Data String

A total of 80 bits are clocked into the decoder. The 8-bit command byte is clocked in first, followed by the 8-bit Configuration byte and the 64-bit manufacturer's code. The data must be clocked in Least Significant Bit (LSB) first. The decoder will then encrypt the manufacturer's code using the decoder's unique 64-bit EEPROM crypt key. After completion of the programming EEPROM, the decoder will acknowledge by taking the data line high (G to H). If the data line goes high within 30 ms after the clock goes high, programming also fails.



FIGURE 5-1: PROGRAMMING WAVEFORM

6.0 KEY GENERATION

The HCS500 supports three learning schemes which are selected during the initialization of the system EEPROM. The learning schemes are:

- · Normal learn using the KEELOQ decryption algorithm
- · Secure learn using the KEELOQ decryption algorithm
- · Secure learn using the XOR algorithm

6.1 Normal (Serial Number derived) Learn using the KEELOQ Decryption Algorithm

This learning scheme uses the KEELOQ decryption algorithm and the 28-bit serial number of the transmitter to derive the crypt key. The 28-bit serial number is patched with predefined values as indicated below to form two 32-bit seeds.

SourceH = 60000000 00000000H + Serial Number | _{28 Bits} SourceL = 20000000 00000000H + Serial Number | _{28 Bits}

Then, using the KEELOQ decryption algorithm and the manufacturer's code the crypt key is derived as follows:

KeyH Upper 32 bits = F KEELOQ Decryption (SourceH) | 64-Bit Manufacturer's Code KeyL Lower 32 bits = F KEELOQ Decryption (SourceL) | 64-Bit Manufacturer's Code

6.2 Secure (Seed Derived) Learn using the KEELOQ Decryption Algorithm

This scheme uses the secure seed transmitted by the encoder to derive the two input seeds. The decoder always uses the lower 64 bits of the transmission to form a 60-bit seed. The upper four bits are always forced to zero.

For 32-bit seed encoders (HCS200, HCS201, HCS300, HCS301):

SourceH = Serial Number Lower 28 bits SourceL = Seed 32 bits

For 48-bit seed encoders (HCS360, HCS361):

SourceH = Serial Number (with upper four bits set to zero) Upper 16 bits <<16 + Seed Upper 16 bits SourceL = Seed Lower 32 bits

For 60-bit seed encoders (HCS362, HCS365, HCS370, HCS410, HCS412, HCS473):

SourceH = Seed $_{\text{Upper 32 bits}}$ (with upper four bits set to zero) SourceL = Seed $_{\text{Lower 32 bits}}$

The KEELOQ decryption algorithm and the manufacturer's code is used to derive the crypt key as follows:

KeyH _{Upper 32 bits} = Decrypt (SourceH) _{64 Bit Manufacturer's Code} KeyL _{Lower 32 bits} = Decrypt (SourceL) _{64 Bit Manufacturer's Code}

6.3 Secure (Seed Derived) Learn using the XOR Algorithm

This scheme uses the seed transmitted by the encoder to derive the two input seeds. The decoder always use the lower 64 bits of the transmission to form a 60-bit seed. The upper four bits are always forced to zero.

For 32-bit seed encoders (HCS200, HCS201, HCS300, HCS301):

SourceH = Serial Number Lower 28 bits SourceL = Seed 32 bits

For 48-bit seed encoders (HCS360/HCS361):

SourceH = Serial Number (with upper four bits set to zero) Upper 16 bits <<16 + Seed Upper 16 bits SourceL = Seed Lower 32 bits

For 60-bit seed encoders (HCS362, HCS365, HCS370, HCS410, HCS412, HCS473):

SourceH = Seed $_{Upper 32 bits}$ with upper four bits set to zero SourceL = Seed $_{Lower 32 bits}$

Then, using the manufacturer's code the crypt key is derived as follows:

KeyH _{Upper 32 bits} = SourceH **XOR** 64-Bit Manufacturer's Code _{Upper 32 bits} KeyL _{Lower 32 bits} = SourceL **XOR** 64-Bit Manufacturer's Code _{Lower 32 bits}

7.0 KEELOQ ENCODERS

7.1 Transmission Format (PWM)

The KEELOQ encoder transmission is made up of several parts (Figure 7-1). Each transmission begins with a preamble and a header, followed by the encrypted and then the fixed data. The actual data is 66/69 bits which consists of 32 bits of encrypted data and 34/35 bits of non-encrypted data. Each transmission is followed by a guard period before another transmission can begin. The code hopping portion provides up to four billion changing code combinations and includes the button Status bits (based on which buttons were activated), along with the synchronization counter value and some discrimination bits. The non-code hopping portion is comprised of the Status bits, the function bits, and the 28-bit serial number. The encrypted and non-encrypted combined sections increase the number of combinations to 7.38 x 10¹⁹.

FIGURE 7-1: TRANSMISSION FORMAT (PWM)

7.2 Code Word Organization

The HCS encoder transmits a 66/69-bit code word when a button is pressed. The 66/69-bit word is constructed from a code hopping portion and a non-code hopping portion (Figure 7-2).

The **Encrypted Data** is generated from four button bits, two overflow counter bits, ten discrimination bits, and the 16-bit synchronization counter value.

The **Non-encrypted Data** is made up from two Status bits, four function bits, and the 28/32-bit serial number.



| FIGURE 7-2: | CODE WORD ORGANIZATION |
|-------------|------------------------|
| | |

| | 34 bits of Fixed Portion | | | 32 b | its of Enc | rypted Por | tion | 1 | |
|------|--|-----------------|---------------------------------|----------------------------|---------------------------------|-----------------|----------------------------------|---|------|
| MSb | Repeat (1-bit) | VLOW (1-bit) | Button Status S2 S1 S0 S3 | Serial Number (28 bits) | Button Status S2 S1 S0 S3 | OVR (2 bits) | DISC (10 bits) 66 I Tra | Sync Counter (16 bits) Data bits nsmitted Sb first. | LSb |
| MSh | Repeat (1-bit) | VLOW (1-bit) | Button Status 1 1 1 1 | Serial Number (28 bits) | | S (32 | EED 2 bits) | | I Sb |
| 1000 | SEED replaces Encrypted Portion when all button inputs are activated at the same time. | | | | | 200 | | | |

8.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- · Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit[™] 3
- Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

8.1 MPLAB Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions
- File History and Bug Tracking:
- Local file history feature

Built-in support for Bugzilla issue tracker

8.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- · Flexible macro language

MPLAB X IDE compatibility

8.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

8.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

8.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- · Flexible macro language
- MPLAB X IDE compatibility

8.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

• The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool

8.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

8.8 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target

with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

8.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

8.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

8.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

8.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex

Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika^ $^{(\! B\!)}$

9.0 ELECTRICAL CHARACTERISTICS

| Absolute Maximum Ratings [†] | |
|--|--------------------------------|
| Ambient temperature under bias | 40°C to +125°C |
| Storage temperature | 65 °C to +150 °C |
| Voltage on any pin with respect to Vss (except VDD) | -0.6V to VDD +0.6V |
| Voltage on VDD with respect to Vss | 0 to +7.5V |
| Total power dissipation (Note) | 700 mW |
| Maximum current out of Vss pin | 200 mA |
| Maximum current into VDD pin | 150 mA |
| Input clamp current, IIK (VI < 0 or VI > VDD) | ± 20 mA |
| Output clamp current, IOK (Vo < 0 or Vo >VDD) | ± 20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Note: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x | $(IOH) + \sum(VOI \times IOL)$ |

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

9.1 Standard Operating Conditions

| The standard operating co | nditions for any device are defined as: | |
|---------------------------|---|-------|
| Operating Voltage: | $V \text{DDMIN} \leq V \text{DD} \leq V \text{DDMAX}$ | |
| Operating Temperature: | $TA_MIN \le TA \le TA_MAX$ | |
| VDD — Operating Supply | v Voltage ⁽¹⁾ | |
| HCS500 | | |
| VDDMIN (FO | $osc \le 16 \text{ MHz}$) | +2.3V |
| VDDMIN (Fo | $osc \leq 32 \text{ MHz}$) | +2.5V |
| VDDMAX | | +5.5V |
| TA — Operating Ambient | Temperature Range | |
| Commercial Temper | rature (C) | |
| TA_MIN | | 0°C |
| Та_мах | | |
| Industrial Temperatu | ure (I) | |
| TA_MIN | | 40°C |
| Та_мах | | +85°C |
| Note 1: See DC Chara | cteristics: Supply Voltage. | |