



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



To our customers,

---

## Old Company Name in Catalogs and Other Documents

---

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1<sup>st</sup>, 2010  
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

## Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

To all our customers

---

## **Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.**

---

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: <http://www.renesas.com>

Renesas Technology Corp.  
Customer Support Dept.  
April 1, 2003

## Cautions

Keep safety first in your circuit designs!

1. Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

# SH7020 and SH7021

Hardware Manual

SuperH™ RISC engine

HD6437020, HD6477021,  
HD6437021, HD6417021



## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



# Introduction

The SH7020 and SH7021 are part of a new generation of reduced instruction-set computer-type (RISC) microcomputers that integrate RISC-type CPUs and the peripheral functions required for system configuration onto a single chip to achieve high-performance operations processing. They can operate in a power-down state, which is an essential feature for portable equipment.

The SH7020 and SH7021 CPUs have RISC-type instruction sets. Basic instructions can be executed in a single clock cycle, which strikingly improves instruction execution speed. The SH7020 and SH7021 include peripheral functions such as large-capacity ROM (PROM or masked ROM), RAM, a direct memory access controller (DMAC), timers, a serial communication interface (SCI), an interrupt controller (INTC), and I/O ports. These on-chip elements enable users to construct systems with the fewest possible components. External memory access support functions enable direct connection to SRAM and DRAM. without the use of glue logics.

This Hardware Manual describes in detail the hardware functions of the SH7020 and SH7021. For information on the instructions, please refer to the Programming Manual.

## **Related Manuals**

SH7000 Series Instructions

"SH-1/SH-2/SH-DSP Programming Manual"

For development support tools, contact your Hitachi sales office.

# Organization of This Manual


Table 1 describes how this manual is organized. Figure 1 shows the relationships between the Sections within this manual.

**Table 1 Manual Organization**

<b>Category</b>	<b>Section Title</b>	<b>Abbreviation</b>	<b>Contents</b>
Overview	1. Overview	—	Features, internal block diagram, pin layout, pin functions
CPU	2. CPU	CPU	Register configuration, data structure. instruction features, instruction types, instruction lists
Operating Modes	3. Operating Modes	—	MCU mode, PROM mode
Internal Modules	4. Exception Processing	—	Resets, address errors, interrupts, trap instructions, illegal instructions
	5. Interrupt Controller	INTC	NMI interrupts, user break interrupts, IRQ interrupts, on-chip module interrupts
	6. User Break Controller	UBC	Break address and break bus cycles selection
Clock	7. Clock Pulse Generator	CPG	Crystal pulse generator, duty correction circuit
Buses	8. Bus State Controller	BSC	Division of memory space, DRAM interface, refresh, wait state control, parity control
	9. Direct Memory Access Controller	DMAC	Auto request, external request, on-chip peripheral module request, cycle steal mode, burst mode
Timers	10. 16-Bit Integrated-Timer Pulse Unit	ITU	Waveform output mode, input capture function, counter clear function, buffer operation, PWM mode, complementary PWM mode, reset synchronized mode, synchronized operation, phase counting mode, compare match output mode
	11. Programmable Timing Pattern Controller	TPC	Compare match output triggers, non-overlap operation
	12. Watchdog Timer	WDT	Watchdog timer mode, interval timer mode
Data Processing	13. Serial Communication Interface	SCI	Asynchronous mode, clock synchronous mode, multiprocessor communication function

**Table 1 Manual Organization (cont)**

<b>Category</b>	<b>Section Title</b>	<b>Abbrevi- ation</b>	<b>Contents</b>
Pins	14. Pin Function Controller	PFC	Pin function selection
	15. Parallel I/O Ports	I/O	I/O port
Memory	16. ROM	ROM	On-chip ROM
	17. RAM	RAM	On-chip RAM
Power-Down States	18. Power-Down States	—	Sleep mode, standby mode
Electrical Characteristics	19. Electrical Characteristics	—	Absolute maximum ratings, AC characteristics, DC characteristics, operation timing



## Manual Organization Scheme

## Addresses of On-Chip Peripheral Module Registers

The on-chip peripheral module registers are located in the on-chip peripheral module space (area 5: H'5000000–H'5FFFFFF), but since the actual register space is only 512 bytes, address bits A23–A9 are ignored. 32k shadow areas in 512 byte units that contain exactly the same contents as the actual registers are thus provided in the on-chip peripheral module space.

In this manual, register addresses are specified as though the on-chip peripheral module registers were in the 512 bytes H'5FFFE00–H'5FFFFFF. Only the values of the A27–A24 and A8–A0 bits are valid; the A23–A9 bits are ignored. When H'5000000–H'50001FF is accessed, for example, the result will be the same as when H'5FFFE00–H'5FFFFFF is accessed. For more details, see Section 8.3.5, Area Description: Area 5.

## Free Addresses in the On-chip Peripheral Module Space (Area 5)

Avoid reading/writing from/to the free addresses without registers in the on-chip peripheral module space (area 5: H'5000000-H'5FFFFFF).

# Contents

Section 1	Overview .....	1
1.1	SH Microcomputer Features.....	1
1.2	Block Diagram.....	7
1.3	Pin Descriptions.....	8
1.3.1	Pin Arrangement .....	8
1.3.2	Pin Functions.....	9
1.3.3	Pin Layout by Mode .....	13
Section 2	CPU .....	15
2.1	Register Configuration .....	15
2.1.1	General Registers (Rn) .....	15
2.1.2	Control Registers.....	15
2.1.3	System Registers .....	16
2.1.4	Initial Values of Registers .....	17
2.2	Data Formats.....	17
2.2.1	Data Format in Registers.....	17
2.2.2	Data Format in Memory .....	18
2.2.3	Immediate Data Format.....	18
2.3	Instruction Features .....	19
2.3.1	RISC-Type Instruction Set .....	19
2.3.2	Addressing Modes.....	22
2.3.3	Instruction Formats .....	25
2.4	Instruction Set.....	28
2.4.1	Instruction Set by Classification .....	28
2.4.2	Operation Code Map .....	39
2.5	CPU State .....	41
2.5.1	State Transitions .....	41
2.5.2	Power-Down State.....	43
Section 3	Operating Modes .....	45
3.1	Types of Operating Modes and Their Selection.....	45
3.2	Operating Mode Descriptions.....	45
3.2.1	Mode 0 (MCU Mode 0).....	45
3.2.2	Mode 1 (MCU Mode 1).....	45
3.2.3	Mode 2 (MCU Mode 2).....	45
3.2.4	Mode 7 (PROM Mode) .....	45
Section 4	Exception Processing .....	47
4.1	Overview.....	47

4.1.1	Exception Processing Types and Priorities .....	47
4.1.2	Exception Processing Operation .....	49
4.1.3	Exception Process Vector Table .....	49
4.2	Reset .....	51
4.2.1	Reset Types .....	51
4.2.2	Power-On Reset.....	51
4.2.3	Manual Reset.....	52
4.3	Address Errors .....	52
4.3.1	Address Error Sources.....	52
4.3.2	Address Error Exception Processing .....	53
4.4	Interrupts.....	54
4.4.1	Interrupt Sources .....	54
4.4.2	Interrupt Priority Rankings.....	54
4.4.3	Interrupt Exception Processing .....	55
4.5	Instruction Exceptions .....	55
4.5.1	Types of Instruction Exceptions.....	55
4.5.2	Trap Instruction .....	55
4.5.3	Illegal Slot Instruction.....	56
4.5.4	General Illegal Instructions .....	56
4.6	Cases in Which Exceptions Are Not Accepted .....	57
4.6.1	Immediately after Delayed Branch Instructions.....	57
4.6.2	Immediately after Interrupt-Disabling Instructions.....	57
4.7	Stack Status after Exception Processing.....	58
4.8	Notes.....	59
4.8.1	Value of the Stack Pointer (SP).....	59
4.8.2	Value of the Vector Base Register (VBR) .....	59
4.8.3	Address Errors that Are Caused by Stacking During Address Error Exception Processing.....	59
<b>Section 5 Interrupt Controller (INTC) .....</b>		<b>61</b>
5.1	Overview.....	61
5.1.1	Features .....	61
5.1.2	Block Diagram.....	61
5.1.3	Pin Configuration .....	63
5.1.4	Registers .....	63
5.2	Interrupt Sources.....	63
5.2.1	NMI Interrupts.....	64
5.2.2	User Break Interrupt .....	64
5.2.3	IRQ Interrupts .....	64
5.2.4	On-Chip Interrupts.....	64
5.2.5	Interrupt Exception Vectors and Priority Rankings .....	65
5.3	Register Descriptions.....	68
5.3.1	Interrupt Priority Registers A–E (IPRA–IPRE) .....	68

5.3.2	Interrupt Control Register (ICR) .....	69
5.4	Interrupt Operation .....	70
5.4.1	Interrupt Sequence .....	70
5.4.2	Stack after Interrupt Exception Processing .....	72
5.5	Interrupt Response Time .....	73
5.5	Usage Notes .....	74
<b>Section 6 User Break Controller (UBC) .....</b>		<b>75</b>
6.1	Overview .....	75
6.1.1	Features .....	75
6.1.2	Block Diagram .....	75
6.1.3	Register Configuration .....	76
6.2	Register Descriptions .....	77
6.2.1	Break Address Registers (BAR) .....	77
6.2.2	Break Address Mask Register (BAMR) .....	78
6.2.3	Break Bus Cycle Register (BBR) .....	79
6.3	Operation .....	81
6.3.1	Flow of the User Break Operation .....	81
6.3.2	Break on Instruction Fetch Cycles to On-Chip Memory .....	84
6.3.3	Program Counter (PC) Value Saved in User Break Interrupt Exception Processing .....	84
6.4	Setting User Break Conditions .....	84
6.5	Notes .....	86
6.5.1	On-Chip Memory Instruction Fetch .....	86
6.5.2	Instruction Fetch at Branches .....	86
6.5.3	Instruction Fetch Break .....	87
<b>Section 7 Clock Pulse Generator (CPG) .....</b>		<b>89</b>
7.1	Overview .....	89
7.2	Clock Source .....	89
7.2.1	Connecting a Crystal Resonator .....	89
7.2.2	External Clock Input .....	90
7.3	Usage Notes .....	91
<b>Section 8 Bus State Controller (BSC) .....</b>		<b>93</b>
8.1	Overview .....	93
8.1.1	Features .....	93
8.1.2	Block Diagram .....	93
8.1.3	Pin Configuration .....	95
8.1.4	Register Configuration .....	95
8.1.5	Overview of Areas .....	96
8.2	Register Descriptions .....	97
8.2.1	Bus Control Register (BCR) .....	97



8.2.2	Wait State Control Register 1 (WCR1).....	98
8.2.3	Wait State Control Register 2 (WCR2).....	101
8.2.4	Wait State Control Register 3 (WCR3).....	103
8.2.5	DRAM Area Control Register (DCR).....	104
8.2.6	Refresh Control Register (RCR).....	107
8.2.7	Refresh Timer Control/Status Register (RTCSR).....	108
8.2.8	Refresh Timer Counter (RTCNT).....	110
8.2.9	Refresh Time Constant Register (RTCOR).....	112
8.2.10	Parity Control Register (PCR).....	112
8.2.11	Notes on Register Access.....	114
8.3	Address Space Subdivision.....	115
8.3.1	Address Spaces and Areas.....	115
8.3.2	Bus Width.....	117
8.3.3	Chip Select Signals ( $\overline{CS0}$ – $\overline{CS7}$ ).....	117
8.3.4	Shadows.....	118
8.3.5	Area Description.....	120
8.4	Accessing External Memory Space.....	128
8.4.1	Basic Timing.....	128
8.4.2	Wait State Control.....	129
8.4.3	Byte Access Control.....	133
8.5	DRAM Interface Operation.....	134
8.5.1	DRAM Address Multiplexing.....	134
8.5.2	Basic Timing.....	136
8.5.3	Wait State Control.....	138
8.5.4	Byte Access Control.....	140
8.5.5	DRAM Burst Mode.....	142
8.5.6	Refresh Control.....	148
8.6	Address/Data Multiplexed I/O Space Access.....	151
8.6.1	Basic Timing.....	152
8.6.2	Wait State Control.....	153
8.6.3	Byte Access Control.....	153
8.7	Parity Check and Generation.....	154
8.8	Warp Mode.....	154
8.9	Wait State Control.....	155
8.10	Bus Arbitration.....	157
8.10.1	The Operation of Bus Arbitration.....	158
8.10.2	$\overline{BACK}$ Operation.....	159
8.11	Usage Notes.....	161
8.11.1	Usage Notes on Manual Reset.....	161
8.11.2	Usage Notes on Parity Data Pins DPH and DPL.....	164
8.11.3	Maximum Number of States from $\overline{BREQ}$ Input to Bus Release.....	164
Section 9 Direct Memory Access Controller (DMAC) .....		169

9.1	Overview.....	169
9.1.1	Features .....	169
9.1.2	Block Diagram.....	170
9.1.3	Pin Configuration .....	172
9.1.4	Register Configuration .....	173
9.2	Register Descriptions.....	174
9.2.1	DMA Source Address Registers 0–3 (SAR0–SAR3) .....	174
9.2.2	DMA Destination Address Registers 0-3 (DAR0–DAR3) .....	174
9.2.3	DMA Transfer Count Registers 0–3 (TCR0–TCR3) .....	175
9.2.4	DMA Channel Control Registers 0–3 (CHCR0–CHCR3).....	175
9.2.5	DMA Operation Register (DMAOR).....	180
9.3	Operation .....	182
9.3.1	DMA Transfer Flow .....	182
9.3.2	DMA Transfer Requests.....	184
9.3.3	Channel Priority.....	186
9.3.4	DMA Transfer Types .....	191
9.3.5	Number of Bus Cycle States and $\overline{\text{DREQ}}$ Pin Sample Timing.....	198
9.3.6	DMA Transfer Ending Conditions .....	205
9.4	Examples of Use.....	206
9.4.1	DMA Transfer between On-Chip RAM and a Memory-Mapped External Device .....	206
9.4.2	Example of DMA Transfer between On-Chip SCI and External Memory.....	207
9.5	Cautions .....	208
<b>Section 10 16-Bit Integrated-Timer Pulse Unit (ITU) .....</b>		<b>213</b>
10.1	Overview.....	213
10.1.1	Features .....	213
10.1.2	Block Diagram.....	216
10.1.3	Input/Output Pins.....	221
10.1.4	Register Configuration .....	222
10.2	ITU Register Descriptions .....	224
10.2.1	Timer Start Register (TSTR).....	224
10.2.2	Timer Synchro Register (TSNC).....	226
10.2.3	Timer Mode Register (TMDR) .....	227
10.2.4	Timer Function Control Register (TFCR).....	230
10.2.5	Timer Output Control Register (TOCR) .....	231
10.2.6	Timer Counters (TCNT).....	232
10.2.7	General Registers A and B (GRA and GRB) .....	233
10.2.8	Buffer Registers A and B (BRA, BRB).....	234
10.2.9	Timer Control Register (TCR) .....	235
10.2.10	Timer I/O Control Register (TIOR) .....	237
10.2.11	Timer Status Register (TSR).....	239
10.2.12	Timer Interrupt Enable Register (TIER) .....	240

10.3	CPU Interface .....	241
10.3.1	16-Bit Accessible Registers.....	241
10.3.2	8-Bit Accessible Registers.....	243
10.4	Description of Operation .....	244
10.4.1	Overview .....	244
10.4.2	Basic Functions .....	245
10.4.3	Synchronizing Mode .....	256
10.4.4	PWM Mode .....	258
10.4.5	Reset-Synchronized PWM Mode .....	262
10.4.6	Complementary PWM Mode.....	264
10.4.7	Phase Counting Mode .....	272
10.4.8	Buffer Mode .....	274
10.4.9	ITU Output Timing .....	280
10.5	Interrupts.....	281
10.5.1	Timing of Setting Status Flags .....	281
10.5.2	Clear Timing of Status Flags.....	283
10.5.3	Interrupt Sources and Activating the DMAC .....	284
10.6	Notes and Precautions.....	285
10.6.1	Contention between TCNT Write and Clear .....	285
10.6.2	Contention between TCNT Word Write and Increment .....	286
10.6.3	Contention between TCNT Byte Write and Increment.....	287
10.6.4	Contention between GR Write and Compare Match.....	288
10.6.5	Contention between TCNT Write and Overflow/Underflow .....	289
10.6.6	Contention between General Register Read and Input Capture .....	290
10.6.7	Contention Between Counter Clearing by Input Capture and Counter Increment.....	291
10.6.8	Contention between General Register Write and Input Capture .....	292
10.6.9	Note on Waveform Cycle Setting .....	292
10.6.10	Contention Between BR Write and Input Capture .....	293
10.6.11	Note on Writing in the Synchronizing Mode .....	294
10.6.12	Note on Setting Reset-synchronized PWM Mode/Complementary PWM Mode .....	294
10.6.13	Clearing the Complementary PWM Mode.....	295
10.6.14	ITU Operating Modes .....	295
<b>Section 11</b>	<b>Programmable Timing Pattern Controller (TPC) .....</b>	<b>303</b>
11.1	Overview.....	303
11.1.1	Features .....	303
11.1.2	Block Diagram.....	304
11.1.3	Input/Output Pins.....	305
11.1.4	Registers .....	306
11.2	Register Descriptions.....	306
11.2.1	Port B Control Registers 1 and 2 (PBCR1, PCBR2).....	306

11.2.2	Port B Data Register (PBDR).....	307
11.2.3	Next Data Register A (NDRA) .....	308
11.2.4	Next Data Register B (NDRB).....	310
11.2.5	Next Data Enable Register A (NDERA).....	311
11.2.6	Next Data Enable Register B (NDERB) .....	312
11.2.7	TPC Output Control Register (TPCR) .....	313
11.2.8	TPC Output Mode Register (TPMR) .....	314
11.3	Operation .....	316
11.3.1	Overview .....	316
11.3.2	Output Timing .....	317
11.3.3	Examples of Use of Ordinary TPC Output .....	317
11.3.4	TPC Output Non-Overlap Operation.....	320
11.3.5	TPC Output by Input Capture .....	324
11.4	Usage Notes .....	325
11.4.1	Non-Overlap Operation.....	325
<b>Section 12 Watchdog Timer (WDT) .....</b>		<b>327</b>
12.1	Overview.....	327
12.1.1	Features .....	327
12.1.2	Block Diagram.....	328
12.1.3	Pin Configuration .....	328
12.1.4	Register Configuration .....	329
12.2	Register Descriptions.....	329
12.2.1	Timer Counter (TCNT) .....	329
12.2.2	Timer Control/Status Register (TCSR).....	330
12.2.3	Reset Control/Status Register (RSTCSR).....	331
12.2.4	Register Access .....	333
12.3	Operation .....	334
12.3.1	Operation in the Watchdog Timer Mode.....	334
12.3.2	Operation in the Interval Timer Mode.....	336
12.3.3	Operation in the Standby Mode.....	336
12.3.4	Timing of Setting the Overflow Flag (OVF).....	337
12.3.5	Timing of Setting the Watchdog Timer Overflow Flag (WOVF).....	337
12.4	Usage Notes .....	338
12.4.1	TCNT Write and Count Up Contention .....	338
12.4.2	Changing CKS2-CKS0 Bit Values .....	338
12.4.3	Changing Watchdog Timer/Interval Timer Modes .....	338
12.4.4	System Reset With $\overline{\text{WDTOVF}}$ .....	339
12.4.5	Internal Reset With the Watchdog Timer .....	339
<b>Section 13 Serial Communication Interface (SCI) .....</b>		<b>341</b>
13.1	Overview.....	341
13.1.1	Features .....	341

13.1.2	Block Diagram.....	342
13.1.3	Input/Output Pins.....	343
13.1.4	Register Configuration .....	343
13.2	Register Descriptions.....	344
13.2.1	Receive Shift Register.....	344
13.2.2	Receive Data Register .....	344
13.2.3	Transmit Shift Register .....	344
13.2.4	Transmit Data Register.....	345
13.2.5	Serial Mode Register.....	345
13.2.6	Serial Control Register .....	347
13.2.7	Serial Status Register.....	351
13.2.8	Bit Rate Register (BRR).....	355
13.3	Operation .....	363
13.3.1	Overview .....	363
13.3.2	Operation in Asynchronous Mode.....	366
13.3.3	Multiprocessor Communication .....	376
13.3.4	Clocked Synchronous Operation.....	384
13.4	SCI Interrupt Sources and the DMAC.....	394
13.5	Usage Notes .....	394
<b>Section 14 Pin Function Controller (PFC) .....</b>		<b>399</b>
14.1	Overview.....	399
14.2	Register Configuration .....	401
14.3	Register Descriptions.....	401
14.3.1	Port A I/O Register (PAIOR) .....	401
14.3.2	Port A Control Registers (PACR1 and PACR2).....	402
14.3.3	Port B I/O Register (PBIOR).....	407
14.3.4	Port B Control Registers (PBCR1 and PBCR2).....	408
14.3.5	Column Address Strobe Pin Control Register (CASCR).....	413
<b>Section 15 Parallel I/O Ports .....</b>		<b>415</b>
15.1	Overview.....	415
15.2	Port A.....	415
15.2.1	Register Configuration .....	415
15.2.2	Port A Data Register (PADR) .....	416
15.3	Port B .....	417
15.3.1	Register Configuration .....	417
15.3.2	Port B Data Register (PBDR).....	418
<b>Section 16 ROM .....</b>		<b>419</b>
16.1	Overview.....	419
16.2	PROM Mode.....	421
16.2.1	Setting the PROM Mode .....	421

16.2.2	Socket Adapter Pin Correspondence and Memory Map .....	421
16.3	PROM Programming .....	423
16.3.1	Selecting the Programming Mode .....	423
16.3.2	Write/Verify and Electrical Characteristics .....	424
16.3.3	Points to Note About Writing .....	428
16.3.4	Reliability After Writing .....	429
<b>Section 17</b>	<b>RAM .....</b>	<b>431</b>
17.1	Overview .....	431
17.2	Operation .....	431
<b>Section 18</b>	<b>Power-Down States .....</b>	<b>433</b>
18.1	Overview .....	433
18.1.1	Power-Down Modes .....	433
18.1.2	Register .....	434
18.2	Standby Control Register (SBYCR) .....	434
18.3	Sleep Mode .....	435
18.3.1	Transition to the Sleep Mode .....	435
18.3.2	Canceling the Sleep Mode .....	435
18.4	Standby Mode .....	436
18.4.1	Transition to the Standby Mode .....	436
18.4.2	Canceling the Standby Mode .....	438
18.4.3	Standby Mode Application .....	439
<b>Section 19</b>	<b>Electrical Characteristics .....</b>	<b>441</b>
19.1	Absolute Maximum Ratings .....	441
19.2	DC Characteristics .....	442
19.3	AC Characteristics .....	449
19.3.1	Clock Timing .....	449
19.3.2	Control Signal Timing .....	451
19.3.3	Bus Timing .....	454
19.3.4	DMAC Timing .....	490
19.3.5	16-bit Integrated Timer Pulse Unit Timing .....	491
19.3.6	Programmable Timing Pattern Controller and I/O Port Timing .....	493
19.3.7	Watchdog Timer Timing .....	494
19.3.8	Serial Communications Interface Timing .....	495
19.3.9	AC Characteristics Measurement Conditions .....	497
19.4	Usage Note .....	498
<b>Appendix A</b>	<b>On-Chip Peripheral Module Registers .....</b>	<b>499</b>
A.1	List of Registers .....	499
A.2	Register tables .....	509
A.2.1	Serial Mode Register (SMR) .....	509

A.2.2	Bit Rate Register (BRR).....	510
A.2.3	Serial Control Register (SCR).....	510
A.2.4	Transmit Data Register (TDR).....	512
A.2.5	Serial Status Register (SSR).....	512
A.2.6	Receive Data Register (RDR).....	514
A.2.7	Timer Start Register (TSTR).....	515
A.2.8	Timer Synchronization Register (TSNC).....	515
A.2.9	Timer Mode Register (TMDR).....	517
A.2.10	Timer Function Control Register (TFCR).....	518
A.2.11	Timer Control Registers 0–4 (TCR0–TCR4).....	519
A.2.12	Timer I/O Control Registers 0–4 (TIO0–TIO4).....	520
A.2.13	Timer Interrupt Enable Registers 0–4 (TIER0–TIER4).....	521
A.2.14	Timer Status Registers 0–4 (TSR0–TSR4).....	522
A.2.15	Timer Counter 0–4 (TCNT0–TCNT4).....	523
A.2.16	General Registers A0–4 (GRA0–GRA4).....	524
A.2.17	General Registers B0–4 (GRB0–GRB4).....	525
A.2.18	Buffer Registers A3, A4 (BRA3, BRA4).....	526
A.2.19	Buffer registers B3, B4 (BRB3, BRB4).....	527
A.2.20	Timer Output Control Register (TOCR).....	528
A.2.21	DMA Source Address Registers 0–3 (SAR0–SAR3).....	529
A.2.22	DMA Destination Address Registers 0–3 (DAR0–DAR3).....	530
A.2.23	DMA Transfer Count Registers 0–3 (TCR0–TCR3).....	531
A.2.24	DMA Channel Control Registers 0–3 (CHCR0–CHCR3).....	532
A.2.25	DMA Operation Registers (DMAOR).....	535
A.2.26	Interrupt Priority Setting Register A (IPRA).....	536
A.2.27	Interrupt Priority Setting Register B (IPRB).....	537
A.2.28	Interrupt Priority Setting Register C (IPRC).....	538
A.2.29	Interrupt Priority Setting Register D (IPRD).....	539
A.2.30	Interrupt Priority Setting Register E (IPRE).....	540
A.2.31	Interrupt Control Register (ICR).....	541
A.2.32	Break Address Register H (BARH).....	542
A.2.33	Break Address Register L (BARL).....	543
A.2.34	Break Address Mask Register H (BAMRH).....	544
A.2.35	Break Address Mask Register L (BAMRL).....	545
A.2.36	Break Bus Cycle Register (BBR).....	546
A.2.37	Bus Control Register (BCR).....	548
A.2.38	Wait State Control Register 1 (WCR1).....	549
A.2.39	Wait State Control Register 2 (WCR2).....	550
A.2.40	Wait State Control Register 3 (WCR3).....	552
A.2.41	DRAM Area Control Register (DCR).....	553
A.2.42	Parity Control Register (PCR).....	555
A.2.43	Refresh Control Register (RCR).....	556
A.2.44	Refresh Timer Control/Status Register (RSTCR).....	557

A.2.45	Refresh Timer Counter Register (RTCNT).....	558
A.2.46	Refresh Timer Constant Register (RTCOR) .....	559
A.2.47	Timer Control/Status Register (TCSR) .....	559
A.2.48	Timer Counter (TCNT) .....	561
A.2.49	Reset Control/Status Register (RSTCSR).....	561
A.2.50	Standby Control Register (SBYCR) .....	562
A.2.51	Port A Data Register (PADR) .....	563
A.2.52	Port B Data Register (PBDR).....	564
A.2.53	Port A I/O Register (PAIOR) .....	565
A.2.54	Port B Data Register (PBIOR) .....	566
A.2.55	Port A Control Register 1 (PACR1) .....	567
A.2.56	Port A Control Register 2 (PACR2).....	569
A.2.57	Port B Control Register 1 (PBCR1) .....	571
A.2.58	Port B Control Register 2 (PBCR2) .....	573
A.2.59	Column Address Strobe Pin Control Register (CASCR).....	575
A.2.60	TPC Output Mode Register (TPMR) .....	576
A.2.61	TPC Output Control Register (TPCR) .....	577
A.2.62	Next Data Enable Register A (NDERA).....	579
A.2.63	Next Data Enable Register B (NDERB) .....	579
A.2.64	Next Data Register A (NDRA) (When the output triggers of TPC output groups 0 and 1 are the same).....	580
A.2.65	Next Data Register A (NDRA) (When the output triggers of TPC output groups 0 and 1 are the same).....	581
A.2.66	Next Data Register A (NDRA) (When the output triggers of TPC output groups 0 and 1 are different) .....	581
A.2.67	Next Data Register A (NDRA) (When the output triggers of TPC output groups 0 and 1 are different) .....	582
A.2.68	Next Data Register B (NDRB) (When the output triggers of TPC output groups 2 and 3 are the same).....	582
A.2.69	Next Data Register B (NDRB) (When the output triggers of TPC output groups 2 and 3 are the same).....	583
A.2.70	Next Data Register B (NDRB) (When the output triggers of TPC output groups 2 and 3 are different) .....	584
A.2.71	Next Data Register B (NDRB) (When the output triggers of TPC output groups 2 and 3 are different) .....	584
A.3	Register Status in Reset and Power-Down States.....	585
Appendix B Pin States .....		588
Appendix C External Dimensions .....		594



# Section 1 Overview

## 1.1 SuperH Microcomputer Features

The SuperH microcomputer (SH7000 series) is a new generation reduced instruction set computer (RISC) in which a Hitachi-original CPU and the peripheral functions required for system configuration are integrated onto a single chip.

The CPU has a RISC-type instruction set. Most instructions can be executed in one clock cycle, which strikingly improves instruction execution speed. In addition, the CPU has a 32-bit internal architecture for enhanced data-processing ability. As a result, the CPU enables high-performance systems to be constructed with advanced functionality at low cost, even in applications such as realtime control that require very high speeds, an impossibility with conventional microcomputers.

The SH microcomputer includes peripheral functions such as large-capacity ROM, RAM, a direct memory access controller (DMAC), timers, a serial communication interface (SCI), an interrupt controller (INTC), and I/O ports. External memory access support functions enable direct connection to SRAM and DRAM. These features can drastically reduce system cost.

For on-chip ROM, masked ROM or electrically programmable ROM (PROM) can be selected. The PROM version can be programmed by users with a general-purpose EPROM programmer.

Table 1.1 lists the features of the SH microcomputers (SH7020 and SH7021).

**Table 1.1 Features of the SH7020 and SH7021 Microcomputers**

<b>Feature</b>	<b>Description</b>
CPU	Original Hitachi architecture
	32-bit internal data paths
	General-register machine: <ul style="list-style-type: none"><li>• Sixteen 32-bit general registers</li><li>• Three 32-bit control registers</li><li>• Four 32-bit system registers</li></ul>
	RISC-type instruction set: <ul style="list-style-type: none"><li>• Instruction length: 16-bit fixed length for improved code efficiency</li><li>• Load-store architecture (basic arithmetic and logic operations are executed between registers)</li><li>• Delayed unconditional branch instructions reduce pipeline disruption</li><li>• Instruction set optimized for C language</li></ul>
	Instruction execution time: one instruction/cycle (50 ns/instruction at 20-MHz operation)
	Address space: 4 Gbytes available on the architecture
	On-chip multiplier: multiplication operations (16 bits × 16 bits → 32 bits) executed in 1–3 cycles, and multiplication/accumulation operations (16 bits × 16 bits + 42 bits → 42 bits) executed in 2–3 cycles
	Five-stage pipeline
	Operating modes: <ul style="list-style-type: none"><li>• On-chip ROMless mode</li><li>• On-chip ROM mode</li></ul>
	Processing states: <ul style="list-style-type: none"><li>• Power-on reset state</li><li>• Manual reset state</li><li>• Exception processing state</li><li>• Program execution state</li><li>• Power-down state</li><li>• Bus-released state</li></ul>
Power-down states: <ul style="list-style-type: none"><li>• Sleep mode</li><li>• Software standby mode</li></ul>	