# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC04 January 1995



#### HEF4011UB gates

#### **Quadruple 2-input NAND gate**

#### DESCRIPTION

The HEF4011UB is a quadruple 2-input NAND gate. This unbuffered single stage version provides a direct implementation of the NAND function. The output impedance and output transition time depends on the input voltage and input rise and fall times applied.





#### FAMILY DATA, I<sub>DD</sub> LIMITS category GATES

See Family Specifications for  $V_{IH}/V_{IL}$  unbuffered stages



| HEF4011UBP(N):                       | 14-lead DIL; plastic<br>(SOT27-1) |  |  |  |
|--------------------------------------|-----------------------------------|--|--|--|
| HEF4011UBD(F):                       | 14-lead DIL; ceramic (cerdip)     |  |  |  |
|                                      | (SOT73)                           |  |  |  |
| HEF4011UBT(D):                       | 14-lead SO; plastic               |  |  |  |
|                                      | (SOT108-1)                        |  |  |  |
| (): Package Designator North America |                                   |  |  |  |

## HEF4011UB gates

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

|                    | V <sub>DD</sub><br>V | SYMBOL           | TYP. | MAX. |    | TYPICAL EXTRAPOLATION<br>FORMULA    |
|--------------------|----------------------|------------------|------|------|----|-------------------------------------|
| Propagation delays |                      |                  |      |      |    |                                     |
| $I_n \to O_n$      | 5                    |                  | 60   | 120  | ns | 25 ns + (0,70 ns/pF) C <sub>L</sub> |
| HIGH to LOW        | 10                   | t <sub>PHL</sub> | 25   | 50   | ns | 12 ns + (0,27 ns/pF) C <sub>L</sub> |
|                    | 15                   |                  | 20   | 40   | ns | 10 ns + (0,20 ns/pF) C <sub>L</sub> |
|                    | 5                    |                  | 35   | 70   | ns | 8 ns + (0,55 ns/pF) C <sub>L</sub>  |
| LOW to HIGH        | 10                   | t <sub>PLH</sub> | 20   | 40   | ns | 9 ns + (0,23 ns/pF) C <sub>L</sub>  |
|                    | 15                   |                  | 17   | 35   | ns | 9 ns + (0,16 ns/pF) C <sub>L</sub>  |
| Output transition  | 5                    |                  | 75   | 150  | ns | 15 ns + (1,20 ns/pF) C <sub>L</sub> |
| times              | 10                   | t <sub>THL</sub> | 30   | 60   | ns | 6 ns + (0,48 ns/pF) C <sub>L</sub>  |
| HIGH to LOW        | 15                   |                  | 20   | 40   | ns | 4 ns + (0,32 ns/pF) C <sub>L</sub>  |
|                    | 5                    |                  | 60   | 110  | ns | 10 ns + (1,00 ns/pF) C <sub>L</sub> |
| LOW to HIGH        | 10                   | t <sub>TLH</sub> | 30   | 60   | ns | 9 ns + (0,42 ns/pF) C <sub>L</sub>  |
|                    | 15                   |                  | 20   | 40   | ns | 6 ns + (0,28 ns/pF) C <sub>L</sub>  |
| Input capacitance  |                      | C <sub>IN</sub>  |      | 10   | pF |                                     |

|                 | V <sub>DD</sub><br>V | TYPICAL FORMULA FOR P ( $\mu$ W)  |                                      |
|-----------------|----------------------|---|--------------------------------------|
| Dynamic power   | 5                    | 500 f <sub>i</sub> + $\Sigma$ (f <sub>o</sub> C <sub>L</sub> ) × V <sub>DD</sub> <sup>2</sup> | where                                |
| dissipation per | 10                   | 5 000 $f_i + \Sigma ~(f_o C_L) \times V_{DD}{}^2$   | f <sub>i</sub> = input freq. (MHz)   |
| package (P)     | 15                   | 25 000 $f_i + \Sigma ~(f_o C_L) \times V_{DD}{}^2$  | $f_o = output freq. (MHz)$           |
|                 |                      |   | $C_L$ = load capacitance (pF)        |
|                 |                      |   | $\Sigma (f_o C_L) = sum of outputs$  |
|                 |                      |   | V <sub>DD</sub> = supply voltage (V) |

HEF4011UB

#### Quadruple 2-input NAND gate



Fig.6 Typical transfer characteristics; one input, the other input connected to  $V_{\text{DD}}$ ;

--- V<sub>O</sub>; --- I<sub>D</sub> (drain current);

 $I_{O} = 0; V_{DD} = 15 V.$ 

0

0

10

0

20

 $v_1(v)$ 

# HEF4011UB gates





Fig.8 Typical forward transconductance g<sub>fs</sub> as a function of the supply voltage at T<sub>amb</sub> = 25 °C.

gates

**HEF4011UB** 

#### Quadruple 2-input NAND gate

#### **APPLICATION INFORMATION**

Some examples of applications for the HEF4011UB are shown below.

Because of the fact that this circuit is unbuffered, it is suitable for use in (partly) analogue circuits.



### HEF4011UB gates







#### NOTES

If a gate is just used as an amplifying inverter, there are two possibilities:

- Connecting the inputs together gives simpler wiring, but makes the device output not completely symmetrical.
- Connecting one input to V<sub>DD</sub> will give the device a symmetrical output.

## HEF4011UB gates

## 7284251.1 50 20 1<sub>DD</sub> (mA) gain $(v_{0}/v_{1})$ 15 týp 25 10 5 0 0 <sup>10</sup> v<sub>DD</sub> (v) <sup>15</sup> 0 5 0 Fig.13 Voltage gain $(V_O/V_I)$ as a function of supply voltage. 330 kΩ





Fig.14 Supply current as a function of supply voltage.

