# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

# Quad 2-input EXCLUSIVE-OR gate Rev. 1 — 13 November 2013

Product data sheet

#### **General description** 1.

The HEF4030B-Q100 is a quad 2-input EXCLUSIVE-OR gate. The outputs are fully buffered for the highest noise immunity and pattern insensitivity to output impedance.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$ (usually ground). Unused inputs must be connected to  $V_{\text{DD}},\,V_{\text{SS}},\,\text{or}$  another input.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### Features and benefits 2.

- Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from –40 °C to +85 °C and from –40 °C to +125 °C
- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- ESD protection:
  - MIL-STD-833, method 3015 exceeds 2000 V
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Complies with JEDEC standard JESD 13-B

#### Ordering information 3.

#### Table 1. **Ordering information**


All types operate from −40 °C to +125 °C

Type number	Package	Package					
	Name	Description	Version				
HEF4030BT-Q100	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1				




### Quad 2-input EXCLUSIVE-OR gate

### 4. Functional diagram



### 5. Pinning information

### 5.1 Pinning



### 5.2 Pin description

Table 2. P	in description	
Symbol	Pin	Description
1A, 2A, 3A, 4	A 1, 5, 8, 12	data input
1B, 2B, 3B, 4	B 2, 6, 9, 13	data input
1Y, 2Y, 3Y, 4Y	Y 3, 4, 10, 11	data output
V <sub>SS</sub>	7	ground (0 V)
V <sub>DD</sub>	14	supply voltage

HEF4030B\_Q100 Product data sheet

### 6. Functional description

Table 3.	Functional table <sup>[1]</sup>		
Input			Output
nA		nB	nY
L		L	L
L		Н	Н
Н		L	Н
Н		Н	L

[1] H = HIGH voltage level; L = LOW voltage level

### 7. Limiting values

#### Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to  $V_{SS} = 0 V$  (ground).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_{\rm I} < -0.5$ V or $V_{\rm I} > V_{\rm DD}$ + 0.5 V	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>OK</sub>	output clamping current	$V_{O} < -0.5$ V or $V_{O} > V_{DD}$ + 0.5 V	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>DD</sub>	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40 \text{ °C to} + 125 \text{ °C}$			
		SO14	<u>[1]</u> -	500	mW
Р	power dissipation	per output	-	100	mW

[1] For SO14 packages: above  $T_{amb} = 70 \text{ °C}$ ,  $P_{tot}$  derates linearly with 8 mW/K.

### 8. Recommended operating conditions

### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		$V_{DD} = 10 V$	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

Quad 2-input EXCLUSIVE-OR gate

### 9. Static characteristics

### Table 6. Static characteristics

 $V_{SS} = 0 V$ ;  $V_{I} = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	V <sub>DD</sub>	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	+25 °C	T <sub>amb</sub> =	+85 °C	T <sub>amb</sub> = ·	+125 °C	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>IH</sub>	HIGH-level	I <sub>O</sub>   < 1 μA	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level	$ I_O  < 1 \ \mu A$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	-	4.0	V
V <sub>OH</sub>	HIGH-level	$ I_O  < 1 \ \mu A$	5 V	4.95	-	4.95	-	4.95	-	4.95	-	V
	output voltage		10 V	9.95	-	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	14.95	-	V
V <sub>OL</sub>	LOW-level	$ I_O  < 1 \ \mu A$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level	$V_{O} = 2.5 V$	5 V	-	-1.7	-	-1.4	-	-1.1	-	-1.1	mA
	output current	$V_O = 4.6 V$	5 V	-	-0.64	-	-0.5	-	-0.36	-	-0.36	mA
		$V_O = 9.5 V$	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mA
		V <sub>O</sub> = 13.5 V	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I <sub>OL</sub>	LOW-level	$V_O = 0.4 V$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mA
	output current	$V_O = 0.5 V$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mA
		$V_{O} = 1.5 V$	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mA
l <sub>l</sub>	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μA
I <sub>DD</sub>	supply current	all valid input	5 V	-	0.25	-	0.25	-	7.5	-	7.5	μA
		combinations;	10 V	-	0.5	-	0.5	-	15.0	-	15.0	μA
		$I_{O} = 0 A$	15 V	-	1.0	-	1.0	-	30.0	-	30.0	μA
CI	input capacitance			-	-	-	7.5	-	-	-	-	pF

Quad 2-input EXCLUSIVE-OR gate

### **10. Dynamic characteristics**

### Table 7. Dynamic characteristics

 $T_{amb} = 25 \text{ °C}$ ; for waveforms see Figure 4; for test circuit, see Figure 5; unless otherwise specified.

Symbol	Parameter	Extrapolation formula <sup>[1]</sup>	V <sub>DD</sub>	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW propagation delay	$57 + 0.55 \times C_L$	5 V	-	85	175	ns
		$24 + 0.23 \times C_L$	10 V	-	35	75	ns
		$22 + 0.16 \times C_L$	15 V	-	30	55	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	$47 + 0.55 \times C_L$	5 V	-	75	150	ns
		$19 + 0.23 \times C_L$	10 V	-	30	65	ns
		$17 + 0.16 \times C_L$	15 V	-	25	50	ns
t <sub>THL</sub>	HIGH to LOW output transition time	$10 + 1.00 \times C_L$	5 V	-	60	120	ns
		$9 + 0.42 \times C_L$	10 V	-	30	60	ns
		$6 + 0.28 \times C_L$	15 V	-	20	40	ns
t <sub>TLH</sub> LC	LOW to HIGH output transition time	$10 + 1.00 \times C_L$	5 V	-	60	120	ns
		$9 + 0.42 \times C_L$	10 V	-	30	60	ns
		$6 + 0.28 \times C_L$	15 V	-	20	40	ns

[1] The typical value of the propagation delay and output transition time can be calculated with the extrapolation formula (C<sub>L</sub> in pF).


#### Table 8. Dynamic power dissipation

 $V_{SS} = 0 V; t_r = t_f \le 20 ns; T_{amb} = 25 \ ^{\circ}C.$ 

Symbol	Parameter	$V_{\text{DD}}$	Typical formula	Where
PD	dynamic power dissipation	5 V	$P_{D} = 1100 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}{}^{2} \ (\mu W)$	$f_i = input frequency in MHz;$
		10 V	$P_{D} = 4900 \times f_{i} + \Sigma (f_{o} \times C_{L}) \times V_{DD}{}^{2} (\mu W)$	f <sub>o</sub> = output frequency in MHz;
		15 V	$P_D = 14400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2 (\mu W)$	$C_L$ = output load capacitance in pF;
				$\Sigma(f_{o} \times C_{L}) = sum of the outputs;$
				$V_{DD}$ = supply voltage in V.


### Quad 2-input EXCLUSIVE-OR gate

### 11. Waveforms



#### Table 9. Measurement points

Supply voltage	Input	Output
V <sub>DD</sub>	V <sub>M</sub>	V <sub>M</sub>
5 V to 15 V	0.5V <sub>DD</sub>	0.5V <sub>DD</sub>




#### Table 10. Test data

Supply voltage	Input	Load	
V <sub>DD</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL
5 V to 15 V	V <sub>SS</sub> or V <sub>DD</sub>	≤ 20 ns	50 pF

HEF4030B\_Q100
Product data sheet

Quad 2-input EXCLUSIVE-OR gate

### 12. Package outline



### Fig 6. Package outline SOT108-1 (SO14)

All information provided in this document is subject to legal disclaimers.

HEF4030B\_Q100

Quad 2-input EXCLUSIVE-OR gate

### **13. Abbreviations**

Table 11.	Table 11. Abbreviations				
Acronym	Description				
HBM	Human Body Model				
ESD	ElectroStatic Discharge				
MM	Machine Model				
MIL	Military				

### 14. Revision history

Table 12. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
HEF4030B_Q100 v.1	20131113	Product data sheet	-	-				

### **15. Legal information**

### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

#### Suitability for use in automotive applications - This NXP

Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

### Quad 2-input EXCLUSIVE-OR gate

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

### Quad 2-input EXCLUSIVE-OR gate

### 17. Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	1
4	Functional diagram	2
5	Pinning information	2
5.1	Pinning	2
5.2	Pin description	2
6	Functional description	3
7	Limiting values	3
8	Recommended operating conditions	3
9	Static characteristics	4
10	Dynamic characteristics	5
11	Waveforms	6
12	Package outline	7
13	Abbreviations	8
14	Revision history	8
15	Legal information	9
15.1	Data sheet status	9
15.2	Definitions	9
15.3	Disclaimers	9
15.4	Trademarks 1	10
16	Contact information 1	10
17	Contents 1	11

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2013.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 November 2013 Document identifier: HEF4030B\_Q100