imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Arria 10 SoC Development Kit User Guide



UG-20004 2018.08.09 101 Innovation Drive San Jose, CA 95134 www.altera.com



Contents

Arria 10 SoC Development Kit Overview	1-1
General Description	1-1
Board Component Blocks	
Recommended Operating Conditions	
Handling the Board	1-5
Getting Started	2-1
Board Inspection	
Installing the Subscription Edition of the Quartus Prime Design Software	
Activating Your License	2-3
Installing the Altera SoC Embedded Development Suite (EDS)	
Development Kit Installer	
Installing the USB-Blaster Driver	
SD Card Image with Example Software	
Development Board Setup	
Applying Power to the Board	3-1
Default Switch and Jumper Settings	
Board Test System	4-1
Preparing the Board	4-2
Running the Board Test System	
Version Selector	
Using the Board Test System	4-6
Using the Configure Menu	4-6
The System Info Tab	4-8
The GPIO Tab	
The XCVR Tab	
The PCIe Tab	4-15
The FMCA Tab	
The FMCB Tab	4-23
The DDR3 Tab	
The DDR4 Tab	
The EEPROM Tab	
The Power Monitor	
The Clock Control	
Board Components	E 1

Dual	a Components	-1
	Board Overview	5-1

TOC-3

Featured Device: Arria 10 SoC	
MAX V CPLD 5M2210 System Controller	5-6
Configuration	5-16
System Controller Configuration	
FPGA and I/O MUX CPLD Programming over On-Board USB-Blaster II	
FPGA Programming by HPS	5-19
FPGA Programming by EPCQ Device	5-19
FPGA Programming over External USB-Blaster	5-19
Status Elements	5-20
Setup Elements	5-20
Board Settings DIP Switch	
JTAG Chain Control DIP Switch	5-21
Reference Clock Source Selection	5-23
CPU Reset Push Button	
Logic Reset Push Button	5-23
General User Input/Output	5-23
Character LCD	5-24
Clock Circuitry	5-25
On-Board Oscillators	5-25
Components and Interfaces	5-26
PCI Express	5-26
10/100/1000 Ethernet (HPS)	5-28
10/100/1000 Ethernet (FPGA)	5-30
FMC	5-31
HPS Shared I/O	5-46
USB 2.0 Port (HPS)	5-48
RS-232 UART (HPS)	5-48
Real-Time Clock (HPS)	5-49
SFP+	5-49
I ² C Interface	5-50
FPGA General I/O Configuration	5-51
HPS SPIO Interface	5-59
Memory	5-71
FPGA External Memory	5-72
HPS External Memory	5-81
HPS Boot Flash Interface	5-86
I ² C EEPROM	
Daughtercards	5-88
Board Power Supply	5-89
Power Distribution System	5-90
Power Measurement.	5-90

Additional Information	A-1
User Guide Revision History	A-1
Compliance and Conformity Statements	A-3
CE EMI Conformity Caution	A-3

Arria 10 SoC Development Kit Overview



This document describes the hardware features of the Arria[®] 10 SoC development board, including the detailed pin-out and component reference information required to create custom FPGA designs that interface with all components of the board.

General Description

The Arria 10 SoC development board provides a hardware platform for developing and prototyping low-power, high-performance, and logic-intensive designs using Altera's[®] Arria 10 SoC. The board provides a wide range of peripherals and memory interfaces to facilitate the development of Arria 10 SoC designs.

Figure 1-1: Arria 10 SoC Block Diagram



Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered

*Other names and brands may be claimed as the property of others.



Figure 1-2: Overview of the Development Board Features



For more information about the Arria 10 SoC device family, refer to the Arria 10 SoC documentation support page.

Related Information

Arria 10 Documentation

Arria 10 SoC Development Kit Overview



1-3

Board Component Blocks

The development board features the following major component blocks:

- Arria 10 Soc (10AS066N3F40E2SG) in a 1517-pin FBGA (FineLine Ball-Grid Array) package
- FPGA configuration circuitry
 - Active Serial (AS) x1 or x4 configuration (EPCQ1024L)
 - MAX® V CPLD (5M2210ZF256) in a 256-pin FBGA package as the system controller
 - MAX V CPLD (5M2210ZF256) in a 256-pin FBGA package as the I/O multiplier CPLD
- Clocking circuitry
 - SI5338 programmable oscillator
 - LMK04828 clock cleaner
 - HPS clock options: 25 MHz, 33 MHz, and SMA input (2V5 LVCMOS)
 - SI5112 100MHz clock generator for PCIe interface
 - SI516 148.5 MHz voltage control oscillator for SDI interface
- Supported Memory
 - HPS memory size (HILO card):
 - 2GB DDR3 (256Mb x 40 x dual rank)
 - 1GB DDR3 (256Mb x 40 x single rank)
 - 1GB DDR4 (256Mb x 40 x single rank) ships with kit
 - FPGA memory size (HILO Card):
 - 4GB DDR3 (256Mb x72 x dual rank)
 - 2GB DDR3 (256Mb x72 x single rank)
 - 2GB DDR4 (256Mb x 72 x single rank) ships with kit
 - 16MB QDRV (4Mb x 36)
 - 128MB RLDRAM3(16Mb x 72)
 - HPS Boot Flash (Flash card):
 - NAND flash (x8) : 128MB (MT29F1G08ABBEAH4) ships with kit
 - QSPI flash: 128MB (MT25QU01GBBA8E12-0SIT) ships with kit
 - SD Micro flash card: 4GB (Kingston) ships with kit
 - Optional FPGA File Flash (Flash card):
 - NAND flash (x8): 128MB (MT29F1G08ABBEAH4)
 - QSPI flash: 128MB (MT25QU01GBBA8E12-0SIT)
 - SD Micro flash card: 4GB (Kingston)



1-4 Board Component Blocks

- Communication ports
 - HPS Communication ports:
 - USB 2.0 port (PHY PN: USB3320C-EZK)
 - RGMII 10/100/1000 Ethernet port (PHY PN: KSZ9031RNXCA)
 - USB-UART port (FT232R)
 - DB-9 RS-232 Port (MAX3221)
 - I²C port (I2C1 of shared I/O bit 12 and 13)
 - FPGA I/O connections:
 - FPGA V57.1 High Pin Count FMC slot
 - FPGA Altera Low Pin Count FMC slot
 - FMC_PCIe Gen2 x8 EP cable
 - FPGA PCIe GEN1/2/3 x8 RC slot
 - FPGA Communication ports:
 - 2x SGMII Gigabit Ethernet ports (PHY PN: 88E1111-B2-NDC2C000)
 - 2x 10Gb/s SFP+ ports
 - Display port (DP)
 - SDI/SDO video port
 - SPI port
 - UART port
 - FPGA Debug ports:
 - 16-bit Trace port (FPGA Trace)



- General user I/O
 - LEDs and displays
 - 4x FPGA user LEDs
 - 4x HPS user LEDs
 - Configuration load LED
 - Configuration done LED
 - Error LED
 - 3x Configuration select LEDs
 - 4x On-board USB-Blaster II status LEDs
 - 2x FMC interface LEDs
 - 2x UART data transmit and receive LEDs
 - Power on LED
 - Two-line character LCD display
 - Push buttons
 - CPU cold reset push button and one CPU warm reset push button
 - Logic reset push button
 - Program select push button
 - Program configuration push button
 - 4x FPGA user push buttons
 - 4x HPS user push buttons
 - External interrupt push button
 - DIP Switches
 - JTAG chain control DIP switch
 - Board settings DIP switch
 - FPGA configuration mode DIP switch
 - General user DIP switch
 - Power supply
 - 12V DC Input
 - Mechanical
 - 7.175" x 9.3" rectangular form factor

Recommended Operating Conditions

- Recommended ambient operating temperature range: 0C to 45C
- Maximum ICC load current: 36A
- Maximum ICC load transient percentage: 30%
- FPGA maximum power supported by the supplied heatsink/fan: 40W

Handling the Board

When handling the board, it is important to observe static discharge precautions.

Caution: Without proper anti-static handling, the board can be damaged. Therefore, use anti-static handling precautions when touching the board.

Caution: This development kit should not be operated in a Vibration Environment.

Arria 10 SoC Development Kit Overview



Getting Started 2



Board Inspection

To inspect each board, perform these steps:

- 1. Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment.
 - Caution: Without proper anti-static handling, you can damage the board.
- 2. Verify that all components on the boards appear in place and intact.

For more information about power consumption and thermal modeling, refer to *AN358: Thermal Management for FPGAs*.

Table 2-1: Arria 10 SoC Development Kit Contents

Item	Quantity
Arria 10 SoC Development Board	1
USB Cable Mini	2
USB Cable Micro	1
Ethernet Cable	1
FMC Loopback Card	1
MicroSD Daughtercard	1
Quad SPI Daughtercard	1
NAND Daughtercard	1
DDR4 HILO Memory Card	2
Quick Start Guide	1

Related Information AN358: Thermal Management for FPGAs

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered

now part of Inte

*Other names and brands may be claimed as the property of others.



Installing the Subscription Edition of the Quartus Prime Design Software

The Quartus® Prime Pro Edition software provides the necessary tools used for developing hardware and software for Altera devices.

Included in the Quartus Prime Pro Edition software are the Quartus Prime software, the Nios II EDS, and the MegaCore IP Library. To install the Altera development tools, download the Quartus Prime Pro Edition Software from the Quartus Prime Pro Edition page in the Download Center of the Altera website.

Related Information

Quartus Prime Software page

Getting Started



Activating Your License

Purchasing this kit entitles you to a one-year license for the Development Kit Edition (DKE) of the Quartus Prime software. After the year, your DKE license will no longer be valid and you will not be permitted to use this version of the Quartus Prime software. To continue using the Quartus Prime software, you should purchase a subscription to Quartus Prime Pro or Standard Edition.

Before using the Quartus Prime software, you must activate your license, identify specific users and computers, and obtain and install a license file. If you already have a licensed version of the subscription edition, you can use that license file with this kit. If not, follow these steps:

- 1. Log on at the myAltera Account Sign In web page, and click Sign In.
- 2. On the myAltera Home web page, click the Self-Service Licensing Center link.
- **3.** Locate the serial number printed on the side of the development kit box below the bottom bar code. The number consists of alphanumeric characters and does not contain hyphens.
- **4.** On the Self-Service Licensing Center web page, click the Find it with your License Activation Code link.
- 5. In the Find/Activate Products dialog box, enter your development kit serial number and click Search.
- 6. When your product appears, turn on the check box next to the product name.
- 7. Click Activate Selected Products, and click Close.
- 8. When licensing is complete, Altera emails a license.dat file to you. Store the file on your computer and use the License Setup page of the **Options** dialog box in the Quartus Prime software to enable the software.

Related Information

- Altera Software Installation and Licensing
- myAltera Account Sign In web page

Installing the Altera SoC Embedded Development Suite (EDS)

The Altera SoC EDS is a comprehensive tool suite for embedded software development on Altera SoC devices. It contains development tools, utility programs, run-time software, and application examples to expedite firmware and application software of SoC embedded systems.

As a part of the Altera SoC EDS, the ARM DS-5 Altera Edition Toolkit provides a comprehensive set of embedded development tools for Altera SoCs.

For more information, refer to the ARM Development Studio 5 (DS-5) Altera Edition Toolkit.

For the steps to install the SoC EDS Tool Suite, refer to the Altera SoC Embedded Design Suite User Guide.

Related Information

- ARM Development Studio 5 (DS-5) Altera Edition Toolkit
- Altera SoC Embedded Design Suite User Guide

Getting Started

Altera Corporation



Development Kit Installer

The development kit installer is an installable archive of supporting documentation. It does not include the software or documentation for the Quartus Prime design software, nor does it include the SoC EDS software development tools.

- 1. Download the Arria 10 FPGA Development Kit installer from the Arria 10 FPGA Development Kit page of the Altera website. Alternatively, you can request a development kit DVD from the Altera Kit Installations DVD Request Form page of the Altera website.
- 2. Run the Arria 10 FPGA Development Kit installer.
- **3.** Follow the on-screen instructions to complete the installation process. Be sure that the installation directory you choose is in the same relative location to the Quartus Prime software installation. The installation program creates the development kit directory structure shown in the following figure.

Figure 2-1: Installed Development Kit Directory Structure



Table 2-2: Installed Directory Contents

Directory Name	Description of Contents		
board_design_files	Contains schematic, layout, assembly, and bill of material board design files. Use these files as a starting point for a new prototype board design.		
demos	Contains demonstration applications when available.		
documents	Contains the documentation.		
examples	Contains the sample design files for this kit.		
factory_recovery	Contains the original data programmed onto the board before shipment. Use this data to restore the board with its original factory contents.		

Getting Started



2-5

Installing the USB-Blaster Driver

The development board includes integrated USB-Blaster circuitry for FPGA programming. However, for the host computer and board to communicate, you must install the on-board USB-Blaster II driver on the host computer.

Installation instructions for the on-board USB-Blaster II driver for your operating system are available on the Altera website. On the Altera Programming Cable Driver Information page of the Altera website, locate the table entry for your configuration and click the link to access the instructions.

The on-board USB Blaster II circuit deafults to 24M and can be unstable depending on the bus loading or HSMC cards installed. It is recommended to change the speed down to 16M for better stability.

From a Nios[®] II Command Shell, type the following

jtagconfig

Note: returns the device lists of all the USB cables

jtagconfig --getparam <cable> Jtagclock

Note: returns current setting

jtagconfig --setparam <cable> JtagClock 16M

Note: sets to 16M (recommended)

Attention: <cable> is the index of the USB cables and it starts with 1.

Attention: This setting is non-volatile and may need to be done if you power down and unplug your board and then power it back up and plug it in again.

USB-Blaster II Supported Rates:

- 24 MHz
- 16 MHz
- 6 MHz
- 24/n MHz (between 10 KHz and 6 MHz, where n represents an integer value.)

Related Information

Altera Programming Cable Driver Information

SD Card Image with Example Software

The Arria 10 GSRD (Golden System Reference Design) page on Rocketboards.org has instructions to create an SD card image.

Related Information GSRD User Manual

Getting Started





This section describes how to apply power to the board and provides default switch and jumper settings.

Applying Power to the Board

This development kit ships with its board switches preconfigured to support the design examples in the kit.

If you suspect that your board might not be currently configured with the default settings, follow the instructions in the Default Switch and Jumper Settings section of this chapter.

- 1. Power up the development board by using the included power supply.
 - **Caution:** Use only the supplied power supply. Power regulation circuitry on the board can be damaged by power supplies with greater voltage, and a lower-rated power supply may not be able to provide enough power for the board.
- 2. When configuration is complete, the configuration done green LED (D18) illuminates, signaling that the Arria 10 SoC device is configured successfully.

Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. *Other names and brands may be claimed as the property of others.

ISO 9001:2015 Registered

ow part of Inte



Default Switch and Jumper Settings

This topic shows you how to restore the default factory settings and explains their functions.

Caution: Do not install or remove jumpers (shunts) while the development board is powered on.

Figure 3-1: Default Switch and Jumper Settings



Note: The Switch position is represented by the black box.

To restore the switches to their factory default settings, perform these steps:

1. Set the DIP switch bank (SW1) to match "SW1 DIP Switch Settings" table and the "Default Switch and Jumper Settings" figure.

Note: In the following table, *ON* indicates the switch is to the upper position according to the board orientation as shown in the "Default Switch and Jumper Settings" figure.

Development Board Setup



Table 3-1: SW1 Factory Default Settings

Switch	Bit Name	Bit Function	Default Position
1	I ² C flag	Switch 1.1 has the following options:	OFF
		 ON (0) = System MAX V is the I²C master OFF (1) = HPS is the I²C master 	
2	DC_POWER_CTRL	 Switch 1.2 has the following options: ON (0) = Power off PCIE slot when it is present OFF (1) = Power up PCIE directly 	OFF
3	factory_load	 Switch 1.3 has the following options: ON (0) = Load user design from flash at power up OFF (1) = Load factory design from flash at power up 	OFF
4	security_mode	Resvered	OFF

Table 3-2: SW4 Switch Settings

Switch	Bit Name	Bit Function	Default Position
1	Reserved	Reserved OFF	
2	MSEL0	 Switch 4.2 has the following options: ON (Up) = MSEL0 is 1 OFF (Down) = MSEL0 is 0 	OFF
3	MSEL1	 Switch 4.3 has the following options: ON (Up) = MSEL1 is 1 OFF (Down) = MSEL1 is 0 	OFF
4	MSEL2	 Switch 4.4 has the following options: ON (Up) = MSEL2 is 1 OFF (Down) = MSEL2 is 0 	OFF

Table 3-3: MSEL Settings for each Configuration Scheme of Arria 10 SoC Devices

Configuration	V _{ccpgm} (V)	Power-On Reset (POR delay)	Valid MSEL [2:0]
JTAG-based configuration	-	-	Use any valid MSEL pin settings below
AS-Active Serial (x1 and x4)	1.8	Fast	010
		Standard	011
PS-Passive Serial	1.2/1.5/1.8	Fast	000
		Standard	001

Development Board Setup

Altera Corporation





3-4 Default Switch and Jumper Settings

2. Set the DIP switch bank (SW3) to match the following tables:

Table 3-4: SW3 Factory Default Settings

Switch	Board Label	Function	Default Position
1	Arria 10	ON- Arria 10 JTAG Bypass	OFF
		OFF- Arria 10 JTAG Enable	
2	IO MAX V	ON- MAX V JTAG Bypass	OFF
		OFF- MAX V JTAG Enable	
3	FMCA	ON- FMCA JTAG Bypass	ON
		OFF- FMCA JTAG Enable	
4	FMCB	ON- FMCB JTAG Bypass	ON
		OFF- FMCB JTAG Enable	
5	PCIe	ON- PCIe JTAG Bypass	ON
		OFF- PCIe JTAG Enable	
6	MSTR0	On-Board USB Blaster II JTAG Master	OFF
7	MSTR1	On-Board USB Blaster II JTAG Master	OFF
8	MSTR2	On-Board USB Blaster II JTAG Master	OFF

Development Board Setup



3. Set the following jumper blocks to match the table below:

Table 3-5: Default Jumper Settings

Board Reference	Board Label	Description	Default Position
J16, J17	OSC2_CLK_SEL	 00 (SHORT, SHORT): Selects the onboard 25MHz clock 01 (SHORT, OPEN): Selects SMA clock which connected to J15 10 (OPEN, SHORT): Selects the onboard 33MHz clock 11 (OPEN, OPEN): none 	SHORT, SHORT
J30	HPS Core Voltage	 SHORT: HPS core 0.95 V OPEN: HPS core 0.9 V 	SHORT
J32	Voltage of FMCBVADJ	 No SHORT: 1.1 V SHORT 1 and 2: 1.2 V SHORT 3 and 4: 1.25 V SHORT 5 and 6: 1.35 V SHORT 7 and 8: 1.5 V SHORT 9 and 10: 1.8 V 	SHORT 9 and 10
J42	Voltage of FMCAVADJ	 No SHORT: 1.1 V SHORT 1 and 2: 1.1 V SHORT 3 and 4: 1.2 V SHORT 5 and 6: 1.35 V SHORT 7 and 8: 1.5 V SHORT 9 and 10: 1.8 V 	SHORT 9 and 10

Table 3-6: Default Jumper BSEL Settings for Micro-SD Daughtercard

Board Reference	Description	Default BSEL Value = 0x4	Default Position
J3	BSEL0	0	SHORT left 2 pins
J4	BSEL1	0	SHORT upper 2 pins ⁽¹⁾
J5	BSEL2	1	SHORT upper 2 pins ⁽¹⁾

Related Information Board Settings DIP Switch on page 5-20

Development Board Setup



⁽¹⁾ The directions of these pins are in reference to the board arrangement as in the "Default Switch and Jumper Settings" figure.

Board Test System

4

2018.08.09 UG-20004 Subscribe Send Feedback

This kit includes an application called the Board Test System (BTS). The BTS is an easy-to-use interface to alter functional settings of the FPGA portion of the SoC. You can use the BTS to test board components, modify functional parameters, observe performance, and measure power usage.

Figure 4-1: Board Test System GUI



Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

ISO 9001:2015 Registered

*Other names and brands may be claimed as the property of others.



4-2 Preparing the Board

You can use the BTS to test board components, modify functional parameters, observe performance, and measure power usage. While using the BTS, you reconfigure the FPGA several times with test designs specific to the functionality you are testing.

Several designs are provided to test the major board features. Each design provides data for one or more tabs in the application. The Configure menu identifies the appropriate design to download to the FPGA for each tab.

After successful FPGA configuration, the appropriate tab appears that allows you to exercise the related board features. Highlights appear in the board picture around the corresponding components.

The BTS communicates over the JTAG bus to a test design running in the FPGA. The Board Test System and Power Monitor share the JTAG bus with other applications like the Nios II debugger and the SignalTap[®] II Embedded Logic Analyzer.

Note: Because the BTS is designed based on the Quartus Prime Programmer and system console, be sure to close the other applications before you use the BTS application.

Preparing the Board

After successful FPGA configuration, with the power to the board off, follow these steps:

- 1. Connect the USB cable to your PC and the USB Blaster II port.
- **2.** Change SW1 and SW3 to the following configuration:

Table 4-1: SW1 GUI Mode

Bit1	Bit2	Bit3	Bit4
ON	OFF	OFF	OFF

Table 4-2: SW3 GUI Mode

Bit1	Bit2	Bit3	Bit4	Bit5	Bit6	Bit7	Bit8
OFF	OFF	ON	ON	ON	OFF	ON	OFF

3. Turn on the power to the board, and run the Board Test System.

Note: To ensure operating stability, keep the USB cable connected and the board powered on when running the demonstration application.



Running the Board Test System

To run the Board Test System (BTS), navigate to the <Package Root Dir>\examples\board_test_ system directory and run the BoardTestSystem.exe application.

The BTS relies on the Quartus Prime software's specific library. Before running the BTS, set the environment variable *\$QUARTUS_ROOTDIR* to the correct directory on your PC manually or open the Quartus Prime software to automatically set the environment variable. The Board Test System uses this environment variable to locate the Quartus Prime library.

Note: The version of Quartus Prime software set in the \$QUARTUS_ROOTDIR environment variable should be version 15.1 or later.

Version Selector

The Board Test System (BTS) will prompt you with a Version Selector window once opened. You can also open the Version Selector window through the **Configure** tab by clicking **Select Silicon Version**. Select the silicon version of the Arria 10 device that is installed on your board.

Figure 4-2: Configure Tab Version Selector Option

0	nfigure Help
	Configure with GPIO Design
	Configure with XCVR Design - SFP, SMA, SDI
	Configure with PCIe Design
	Configure with FMC A Design
	Configure with FMC B Design
	Configure with DDR3 Design
	Configure with DDR4 Design
	Configure EEPROM
	Select Silicon Version
	Exit

Board Test System



Figure 4-3: Version Selector

	信記	▲].			
Select s	ilicon versio elect versio	n n directly	Select ver	rsion based (on serial number
E	S	•	10ASXSo	C0000001	
Tips: If you back o	are unsure (If the board	of the <mark>silico</mark> n y and enter it to	ersion, please the box above	find the seri	al number on the
Don't	show this d	lialog again			
Dont					

If you do not know, or unsure of the version, enter tha board serial number in the box on the right and the software will pick the right version based on the table below. The numbers here are the last 3-4 digits of the serial number which can be found on the bottom of yor board.

Figure 4-4: Board Serial Number Sticker



Table 4-3:

Serial Number	Arria 10 SoC Silicon Revision
10ASXSoC00[<0500]	ES
10ASXSoC00[0500-1999]	ES2

Board Test System



Serial Number	Arria 10 SoC Silicon Revision
10ASXSoC00[>1999]	PRD

Board Test System



Using the Board Test System

This section describes each control in the Board Test System application.

Using the Configure Menu

Use the Configure menu to select the design you want to use. Each design example tests different board features. Choose a design from this menu and the corresponding tabs become active for testing.

Figure 4-5: The Configure Menu

Cor	nfigure Help	
	Configure with GPIO Design	
	Configure with XCVR Design - SFP, SMA, SDI	2/
	Configure with PCIe Design	Ľ
	Configure with FMC A Design	
	Configure with FMC B Design	9
	Configure with DDR3 Design	
	Configure with DDR4 Design	
	Configure EEPROM	2
	Select Silicon Version	
	Exit	

To configure the FPGA with a test system design, perform the following steps:

- 1. On the **Configure** menu, click the configure command that corresponds to the functionality you wish to test.
- 2. In the dialog box that appears, click **Configure** to download the corresponding design to the FPGA.

Board Test System



4-7

Figure 4-6: Programmer Dialog Window



Board Test System

