



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

FEATURES

Conversion gain: 15 dB typical
Sideband rejection: 25 dB typical
Input power for 1 dB compression (P_{1dB}): 8.5 dBm typical
Output third-order intercept (OIP₃): 32 dBm typical
LO leakage at the RF output: 2 dBm typical
LO leakage at the IF input: -18 dBm typical
RF return loss: 13 dB typical
LO return loss: 8 dB typical
32-lead, 5 mm × 5 mm LFCSP package


APPLICATIONS

Point to point and point to multipoint radios
Military radars, electronic warfare (EW), and electronic intelligence (ELINT)
Satellite communications
Sensors

GENERAL DESCRIPTION

The HMC9060 is a compact, gallium arsenide (GaAs), pseudomorphic high electron mobility transistors (pHEMT), monolithic microwave integrated circuit (MMIC) upconverter in a RoHS compliant low stress injection molded plastic LFCSP package that operates from 12.5 GHz to 16.5 GHz. This device provides a small signal conversion gain of 15 dB with 25 dBc of sideband rejection. The HMC9060 uses a radio frequency (RF) amplifier preceded by an in-phase/quadrature (I/Q) mixer, where the local oscillator (LO) is driven by a driver amplifier. IF1 and IF2 mixer inputs are provided, and an external 90° hybrid is needed to select the required sideband. The I/Q mixer topology reduces the need for filtering of the unwanted sideband. The HMC9060 is a much smaller alternative to hybrid style single-sideband (SSB) upconverter assemblies, and it eliminates the need for wire bonding by allowing the use of surface-mount manufacturing techniques.

FUNCTIONAL BLOCK DIAGRAM



NIC = NOT INTERNALLY CONNECTED. NO CONNECTION IS REQUIRED.

13159-001

Figure 1.

Rev. PRA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

Document Feedback

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 ©2016 Analog Devices, Inc. All rights reserved.
 Technical Support www.analog.com

TABLE OF CONTENTS

Features	1	Lower Sideband Selected.....	20
Applications.....	1	Leakage Performance.....	32
General Description.....	1	Return Loss Performance.....	33
Functional Block Diagram	1	Power Detector Performance.....	34
Specifications.....	3	Upper Sideband Spurious Performance.....	35
12.5 GHz to 14 GHz Frequency Range.....	3	Lower Sideband Spurious Performance.....	36
14 GHz to 16.5 GHz Frequency Range.....	4	Theory of Operation	37
Absolute Maximum Ratings.....	5	Applications Information.....	38
Thermal Resistance	5	Biasing Sequence.....	38
ESD Caution.....	5	Local Oscillator Nulling	38
Pin Configuration and Function Descriptions.....	6	Evaluation Printed Circuit Board.....	40
Interface Schematics.....	7	Outline Dimensions.....	41
Typical Performance Characteristics	8		
Upper Sideband Selected.....	8		

SPECIFICATIONS

12.5 GHz TO 14 GHz FREQUENCY RANGE

$T_A = 25^\circ\text{C}$, IF = 1 GHz, $V_{DLOx} = 2.4$ V, $V_{DRIFx} = 5$ V, $V_{CC} = 5$ V, $V_{CTL} = -6$ V, $V_{ESD} = -5$ V, $V_{SS} = -5$ V, $V_{GMIX} = -0.5$ V, LO = 2 dBm.
Measurements performed with upper sideband selected and external 90° hybrid at the IF ports, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit
OPERATING CONDITIONS				
Frequency Range				
RF	12.5		14	GHz
LO	9		17.5	GHz
Intermediate Frequency (IF)	DC		3.5	GHz
LO Drive Range	2		8	dBm
PERFORMANCE				
Conversion Gain	11	15		dB
Sideband Rejection	20	25		dBc
Input Power for 1 dB Compression (P1dB)		8.5		dBm
Output Third-Order Intercept (OIP3) at Maximum Gain	29	32		dBm
LO Leakage at RFOUT ¹		2		dBm
LO Leakage at IFx ²		-18		dBm
Noise Figure		13		dB
Return Loss				
RF		13		dB
LO		8		dB
IFx ²		20		dB
POWER SUPPLY				
Total Supply Current				
LO Amplifier		100		mA
RF Amplifier ³		240		mA

¹ The LO signal level at the RF output port is not calibrated.

² Measurement taken without 90° hybrid at the IF ports.

³ Adjust V_{GRF1} and V_{GRF2} between -2 V and 0 V to achieve a total amplifier quiescent drain current = 240 mA.

14 GHz TO 16.5 GHz FREQUENCY RANGE

$T_A = 25^\circ\text{C}$, IF = 1 GHz, $V_{DLOX} = 2.4\text{ V}$, $V_{DRFx} = 5\text{ V}$, $V_{CC} = 5\text{ V}$, $V_{CTL} = -6\text{ V}$, $V_{ESD} = -5\text{ V}$, $V_{SS} = -5\text{ V}$, $V_{GMIX} = -0.5\text{ V}$, LO = 2 dBm.
Measurements performed with upper sideband selected and external 90° hybrid at the IF ports, unless otherwise noted.

Table 2.

Parameter	Min	Typ	Max	Unit
OPERATING CONDITIONS				
Frequency Range				
RF	14		16.5	GHz
LO	10.5		20	GHz
IF	DC		3.5	GHz
LO Drive Range	2		8	dBm
PERFORMANCE				
Conversion Gain	8	13		dB
Sideband Rejection	15	22		dBc
Input Power for 1 dB Compression (P1dB)		8.5		dBm
Output Third-Order Intercept (OIP3) at Maximum Gain	27	30		dBm
LO Leakage at RFOUT ¹		0		dBm
LO Leakage at IFx		-30		dBm
Noise Figure		15		dB
Return Loss				
RF		20		dB
LO		6		dB
IF		20		dB
POWER SUPPLY				
Total Supply Current				
LO Amplifier		100		mA
RF Amplifier ²		240		mA

¹ The LO signal level at the RF output port is not suppressed.² Adjust V_{GRF1} and V_{GRF2} between -2 V and 0 V to achieve a total amplifier quiescent drain current = 240 mA.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Drain Bias Voltage V_{DRFx} , V_{DLOx} , V_{CC} , V_{REF} , V_{DET}	5.5 V
Gate Bias Voltage V_{GRFx} V_{CTL} , V_{ESD} , V_{SS} V_{GMIX}	-3 V to 0 V -7 V to 0 V -2 V to 0 V
LO Input Power	10 dBm
IF Input Power	10 dBm
Maximum Junction Temperature	175°C
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
ESD Sensitivity, Human Body Model (HBM)	150 V (Class 0)

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. The θ_{JA} value in Table 4 assume a 4-layer JEDEC standard board with zero airflow.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
32-Lead LFCSP_VQ	43.1	27.3	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{GMIX}	Gate Voltage for FET Mixer. See Figure 3. Refer to the typical application circuit for the required external components (see Figure 164).
2, 3, 4, 5, 16, 17, 22, 24, 27, 29, 31	NIC	Not Internally Connected. No connection is required. These pins are not connected internally. However, all data shown herein was measured with these pins connected to RF/dc ground externally.
6, 8, 13, 15	GND	Ground Connect. See Figure 4. These pins and package bottom must be connected to RF/dc ground.
7	LOIN	Local Oscillator Input. See Figure 5. This pin is dc-coupled and matched to 50 Ω.
9, 10	V _{DLO1} , V _{DLO2}	Power Supply Voltage for the Local Oscillator Amplifier. See Figure 6. Refer to the typical application circuit for the required external components (see Figure 164).
11	V _{REF}	Reference Voltage for the Power Detector. See Figure 8. V _{REF} is the dc bias of diode biased through external resistor used for temperature compensation of V _{DET} . Refer to the typical application circuit for the required external components (see Figure 164).
12	V _{DET}	Detector Voltage for the Power Detector. See Figure 7. V _{DET} is the dc voltage representing RF output power rectified by the diode, which is biased through an external resistor. Refer to the typical application circuit for the required external components (see Figure 164).
14	RFOUT	Radio Frequency Output. See Figure 9. This pin is dc-coupled and matched to 50 Ω.
18, 25	V _{DRF2} , V _{GRF1}	Power Supply Voltage for RF Amplifier (see Figure 10). Refer to the typical application circuit for the required external components (see Figure 164).
19	V _{SS}	Gate Voltage for Gain Control Circuitry. See Figure 11. Refer to the typical application circuit for the required external components (see Figure 164).
20	V _{CTL}	Gain Control Voltage for RF Amplifier. See Figure 11. Refer to the typical application circuit for the required external components (see Figure 164).
21	V _{CC}	DC Voltage for Gain Control Circuitry. See Figure 11. Refer to the typical application circuit for the required external components (see Figure 164).
23, 26	V _{GRF1} , V _{GRF2}	Gate Voltage for RF Amplifier. See Figure 12. Refer to the typical application circuit for the required external components (see Figure 164).
28, 30	IF1, IF2	Quadrature IF Inputs. See Figure 13. For applications not requiring operation to dc, use an off chip dc blocking capacitor. For operation to dc, these pins must not source/sink more than ±3 mA of current or device malfunction and failure may result.
32	V _{ESD}	DC Voltage for ESD Protection. See Figure 14. Refer to the typical application circuit for the required external components (see Figure 164).
	EPAD	Exposed Pad. Connect the exposed pad to a low impedance thermal and electrical ground plane.

Preliminary Technical Data

HMC9060

INTERFACE SCHEMATICS




Figure 3. V_{GMX} Interface

13159-003





Figure 4. GND Interface

13159-004




Figure 5. LOIN Interface

13159-005



13159-006

Figure 6. V_{DL01}, V_{DL02} Interface




13159-007

Figure 7. V_{BET} Interface




13159-009

Figure 8. V_{REF} Interface




13159-013

Figure 14. V_{ESD} Interface




13159-008

Figure 9. RFOUT Interface




13159-210

Figure 10. V_{DRF1}, V_{DRF2} Interface




13159-010

Figure 11. V_{SS}, V_{CTRL}, V_{CC} Interface



13159-011

Figure 12. V_{GRF1}, V_{GRF2} Interface



13159-012

Figure 13. $IF1, IF2$ Interface



Figure 3. V_{GMX} Interface

13159-003




Figure 4. GND Interface

13159-004




Figure 5. LOIN Interface

13159-005



13159-006

Figure 6. V_{DL01}, V_{DL02} Interface




13159-007

Figure 7. V_{BET} Interface




13159-009

Figure 8. V_{REF} Interface




13159-013

Figure 14. V_{ESD} Interface




13159-008

Figure 9. RFOUT Interface




13159-210

Figure 10. V_{DRF1}, V_{DRF2} Interface




13159-010

Figure 11. V_{SS}, V_{CTRL}, V_{CC} Interface



13159-011

Figure 12. V_{GRF1}, V_{GRF2} Interface




13159-012

Figure 13. $IF1, IF2$ Interface




Figure 5. LOIN Interface

13159-005



13159-006

Figure 6. V_{DL01}, V_{DL02} Interface




13159-007

Figure 7. V_{BET} Interface



13159-009

Figure 8. V_{REF} Interface









13159-013

Figure 14. V_{ESD} Interface

TYPICAL PERFORMANCE CHARACTERISTICS

UPPER SIDEBAND SELECTED

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.



Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 21. Sideband Rejection vs. RF Frequency at Various LO Powers,
 $V_{DLOx} = 2.4\text{ V}$




Figure 22. Sideband Rejection vs. RF Frequency at Various Control Voltages, LO = 2 dBm, $V_{DLOx} = 2.4\text{ V}$




Figure 23. Output IP3 vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOx} = 2.4\text{ V}$




Figure 24. Sideband Rejection vs. RF Frequency at Various V_{DLOx} ,
LO = 2 dBm




Figure 25. Input IP3 vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOx} = 2.4\text{ V}$






Figure 26. Input IP3 vs. RF Frequency at Various LO Powers,
 $V_{DLOx} = 2.4\text{ V}$


Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




13159-024




13159-022




13159-025



13159-031







13159-039



13159-032

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.



Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 37. Conversion Gain vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 2.4 \text{ V}$




Figure 40. Conversion Gain vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 2.4 \text{ V}$




Figure 38. Conversion Gain vs. RF Frequency at Various V_{DLOX}
 $LO = 2 \text{ dBm}$




Figure 41. Conversion Gain vs. RF Frequency at Various Control Voltages,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 2.4 \text{ V}$




Figure 39. Conversion Gain vs. Control Voltage at Various RF Frequencies,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 2.4 \text{ V}$




Figure 42. Sideband Rejection vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 2.4 \text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 43. Sideband Rejection vs. RF Frequency at Various LO Powers,
 $V_{DLOx} = 2.4\text{ V}$




Figure 46. Sideband Rejection vs. RF Frequency at Various V_{DLOx} ,
 $LO = 2\text{ dBm}$




Figure 44. Sideband Rejection vs. RF Frequency at Various Control
Voltages, $LO = 2\text{ dBm}$, $V_{DLOx} = 2.4\text{ V}$




Figure 47. Input IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOx} = 2.4\text{ V}$




Figure 45. Output IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOx} = 2.4\text{ V}$














Figure 48. Input IP3 vs. RF Frequency at Various LO Powers,
 $V_{DLOx} = 2.4\text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.



Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.



Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 59. Conversion Gain vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 62. Conversion Gain vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 2.4$ V




Figure 60. Conversion Gain vs. RF Frequency at Various V_{DLOX} ,
LO = 2 dBm




Figure 63. Conversion Gain vs. RF Frequency at Various Control Voltages,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 61. Conversion Gain vs. Control Voltage at Various RF Frequencies,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 64. Sideband Rejection vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 2.4$ V

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 65. Sideband Rejection vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 2.4\text{ V}$




Figure 68. Sideband Rejection vs. RF Frequency at Various V_{DLOX} ,
 $LO = 2\text{ dBm}$




Figure 66. Sideband Rejection vs. RF Frequency at Various Control Voltages, $LO = 2\text{ dBm}$, $V_{DLOX} = 2.4\text{ V}$




Figure 69. Input IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOX} = 2.4\text{ V}$




Figure 67. Output IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOX} = 2.4\text{ V}$










Figure 70. Input IP3 vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 2.4\text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.



Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 3 GHz.




Figure 77. Output IP3 vs. Control Voltage at Various RF Frequencies,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 79. Input P1dB vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 78. Output P1dB vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 2.4$ V




Figure 80. Noise Figure vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 2.4$ V

LOWER SIDEBAND SELECTED

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 81. Conversion Gain vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOx} = 3.3 \text{ V}$




Figure 84. Conversion Gain vs. RF Frequency at Various LO Powers,
 $V_{DLOx} = 3.3 \text{ V}$




Figure 82. Conversion Gain vs. RF Frequency at Various V_{DLOx} ,
 $LO = 2 \text{ dBm}$




Figure 85. Conversion Gain vs. RF Frequency at Various Control Voltages,
 $LO = 2 \text{ dBm}$, $V_{DLOx} = 3.3 \text{ V}$




Figure 83. Conversion Gain vs. Control Voltage at Various RF Frequencies,
 $LO = 2 \text{ dBm}$, $V_{DLOx} = 3.3 \text{ V}$




Figure 86. Sideband Rejection vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOx} = 3.3 \text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 87. Sideband Rejection vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 3.3\text{ V}$




Figure 90. Sideband Rejection vs. RF Frequency at Various V_{DLOX} ,
 $LO = 2\text{ dBm}$




Figure 88. Sideband Rejection vs. RF Frequency at Various Control
Voltages, $LO = 2\text{ dBm}, V_{DLOX} = 3.3\text{ V}$




Figure 91. Input IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}, V_{DLOX} = 3.3\text{ V}$




Figure 89. Output IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}, V_{DLOX} = 3.3\text{ V}$




Figure 92. Input IP3 vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 3.3\text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 93. Output IP3 vs. RF Frequency at Various LO Powers,
 $V_{DL0x} = 3.3\text{ V}$




Figure 96. Input IP3 vs. RF Frequency at Various V_{DL0x}
LO = 2 dBm




Figure 94. Output IP3 vs. RF Frequency at Various V_{DL0x} ,
LO = 2 dBm




Figure 97. Input IP3 vs. RF Frequency at Various Control Voltages,
LO = 2 dBm, $V_{DL0x} = 3.3\text{ V}$




Figure 95. Output IP3 vs. RF Frequency at Various Control Voltages,
LO = 2 dBm, $V_{DL0x} = 3.3\text{ V}$




Figure 98. Input IP3 vs. Control Voltage at Various RF Frequencies,
LO = 2 dBm, $V_{DL0x} = 3.3\text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 1 GHz.




Figure 99. Output IP3 vs. Control Voltage at Various RF Frequencies,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 3.3 \text{ V}$




Figure 101. Input P1dB vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 3.3 \text{ V}$




Figure 100. Output P1dB vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 3.3 \text{ V}$




Figure 102. Noise Figure vs. RF Frequency at Various Temperatures,
 $LO = 2 \text{ dBm}$, $V_{DLOX} = 3.3 \text{ V}$

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 103. Conversion Gain vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 3.3$ V




Figure 106. Conversion Gain vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 3.3$ V




Figure 104. Conversion Gain vs. RF Frequency at Various V_{DLOX}
LO = 2 dBm




Figure 107. Conversion Gain vs. RF Frequency at Various Control Voltages,
LO = 2 dBm, $V_{DLOX} = 3.3$ V




Figure 105. Conversion Gain vs. Control Voltage at Various RF Frequencies,
LO = 2 dBm, $V_{DLOX} = 3.3$ V




Figure 108. Sideband Rejection vs. RF Frequency at Various Temperatures,
LO = 2 dBm, $V_{DLOX} = 3.3$ V

Data taken as SSB upconverter with external IF 90° hybrid at the IF ports, IF = 2 GHz.




Figure 109. Sideband Rejection vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 3.3\text{ V}$




Figure 112. Sideband Rejection vs. RF Frequency at Various V_{DLOX} ,
 $LO = 2\text{ dBm}$




Figure 110. Sideband Rejection vs. RF Frequency at Various Control
Voltages, $LO = 2\text{ dBm}$, $V_{DLOX} = 3.3\text{ V}$




Figure 113. Input IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOX} = 3.3\text{ V}$




Figure 111. Output IP3 vs. RF Frequency at Various Temperatures,
 $LO = 2\text{ dBm}$, $V_{DLOX} = 3.3\text{ V}$




Figure 114. Input IP3 vs. RF Frequency at Various LO Powers,
 $V_{DLOX} = 3.3\text{ V}$