## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Low Charge Injection, 8-Channel, High Voltage Analog Switches 

## Features

- HVCMOS ${ }^{\circledR}$ technology for high performance
- Very low quiescent power dissipation (-10 A )
- Output on-resistance typically $22 \Omega$
- Low parasitic capacitances
- DC to 50 MHz small signal frequency response
- -60dB typical output off isolation at 5.0 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- On-chip shift register, latch and clear logic circuitry
- Flexible high voltage supplies


## Applications

- Medical ultrasound imaging
- Piezoelectric transducer drivers


## General Description

This device is a low charge injection, 8-channel, high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers.

Input data is shifted into an 8 -bit shift register which can then be retained in an 8 -bit latch. To reduce any possible clock feed-through noise, Latch Enable Bar ( $\overline{\mathrm{LE}}$ ) should be left high until all bits are clocked in. Using HVCMOS ${ }^{\circledR}$ technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

These ICs are suitable for various combinations of high voltage supplies, e.g., $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}:+50 \mathrm{~V} /-150 \mathrm{~V}$, or $+100 \mathrm{~V} /-100 \mathrm{~V}$.

## Block Diagram



Ordering Information

| Part Number | Package Option | Packing |
| :--- | :--- | :--- |
| HV20220FG-G | 48-Lead LQFP | 250/Tray |
| HV20220FG-G M931 | 48-Lead LQFP | 1000/Reel |
| HV20220PJ-G | 28-Lead PLCC | 38/Tube |
| HV20220PJ-G M904 | 28-Lead PLCC | 500/Reel |

-G denotes a lead (Pb)-free / RoHS compliant package

## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ logic power supply voltage | -0.5 V to +15 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ supply voltage | 220 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive high voltage supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ negative high voltage supply | +0.5 V to -200 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation: |  |
| 48-Lead LQFP | 1.0 W |
| $28-J$ Lead PLCC | 1.2 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Typical Thermal Resistance

| Package | $\boldsymbol{\theta}_{\mathrm{i}}$ |
| :--- | :--- |
| 48-Lead LQFP | $52^{\circ} \mathrm{C} / \mathrm{W}$ |
| 28 -Lead PLCC | $48^{\circ} \mathrm{C} / \mathrm{W}$ |

## Operating Conditions

| Sym | Parameter | Value |
| :---: | :---: | :---: |
| $V_{D D}$ | Logic power supply voltage ${ }^{1,3}$ | 4.5 V to 13.2 V |
| $V_{\text {Pp }}$ | Positive high voltage supply ${ }^{1,3}$ | 40 V to $\mathrm{V}_{\text {NN }}+200 \mathrm{~V}$ |
| $\mathrm{V}_{\text {NN }}$ | Negative high voltage supply ${ }^{1,3}$ | -40V to -160V |
| $\mathrm{V}_{1}$ | High level input voltage | $\mathrm{V}_{\mathrm{DD}}$ - 5 V to $\mathrm{V}_{\text {D }}$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | 0 V to 1.5 V |
| $\mathrm{V}_{\text {SIG }}$ | Analog signal voltage peak-to-peak | $\begin{gathered} \mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V} \text { to } \\ \mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}^{2} \\ \hline \end{gathered}$ |
| $\mathrm{T}_{\text {A }}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| Notes: <br> 1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last. <br> 2. $\quad V_{S I G}$ must be $V_{N N} \leq V_{S I G} \leq V_{P P}$ or floating during power-up/down transition. <br> 3. Rise and fall times of power supplies $V_{D D}, V_{P P}$ and $V_{N N}$ should not be less than 1.0 msec . |  |  |
|  |  |  |

## Pin Configuration



28-Lead PLCC (PJ)

## Product Marking

Top Marking

$Y Y=$ Year Sealed
$W W=$ Week Sealed
L = Lot Number
Bottom Marking $\mathrm{C}=$ Country of Origin*
 $\operatorname{cccccccc}$ $\qquad$ = "Green" Packaging
AAA $\quad$ *May be part of top marking

Package may or may not include the following marks: Si or 48
48-Lead LQFP


Package may or may not include the following marks: Si or 47
28-Lead PLCC

DC Electrical Characteristics
(Over operating conditions unless otherwise specified )

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ONS }}$ | Small signal switch on-resistance | - | 30 | - | 26 | 38 | - | 48 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | 25 | - | 22 | 27 | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 25 | - | 22 | 27 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | 18 | - | 18 | 24 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 23 | - | 20 | 25 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |
|  |  | - | 22 | - | 16 | 25 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta \mathrm{R}_{\text {ONS }}$ | Small signal switch on-resistance matching | - | 20 | - | 5.0 | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SIG}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch on-resistance | - | - | - | 15 | - | - | - | $\Omega$ | $V_{S I G}=V_{P P}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1.0 \mathrm{~A}$ |  |
| $\mathrm{I}_{\text {sol }}$ | Switch off leakage per switch | - | 5.0 | - | 1.0 | 10 | - | 15 | $\mu \mathrm{A}$ | $V_{S I G}=V_{P P}-10 \mathrm{~V}, \mathrm{~V}_{\text {NN }}+10 \mathrm{~V}$ |  |
|  | DC offset switch off | - | 300 | - | 100 | 300 | - | 300 | mV | $R_{L}=100 \mathrm{k} \Omega$ |  |
| $\mathrm{V}_{\text {os }}$ | DC offset switch on | - | 500 | - | 100 | 500 | - | 500 | mV | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ |  |
| $I_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\text {sw }}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {sw }}$ | Switch output peak current | - | 3.0 | - | 3.0 | 2.0 | - | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycly $<0.1 \%$ |  |
| $\mathrm{f}_{\text {sw }}$ | Output switching frequency | - | - | - | - | 50 | - | - | kHz | Duty cycle $=50 \%$ |  |
| $\mathrm{I}_{\text {PP }}$ | Supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{P}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning On and Off at 50 kHz with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\text {NN }}$ | Supply curent | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning On and Off at 50 kHz with no load |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $I_{\text {D }}$ | Logic supply average current | - | 4.0 | - | - | 4.0 | - | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Logic supply quiescent current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | --- |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SIINK }}$ | Data out sink current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

## AC Electrical Characteristics

(Over recommended operating conditions: $V_{D D}=5.0 \mathrm{~V}$, unless otherwise specified)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{t}_{\text {sD }}$ | Set up time before $\overline{\mathrm{LE}}$ rises | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\text {WLE }}$ | Time width of $\overline{\mathrm{LE}}$ | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\mathrm{D}}$ | Clock delay time to data out | - | 150 | - | - | 150 | - | 150 | ns | --- |
| $\mathrm{t}_{\text {wcL }}$ | Time width of CL | 150 | - | 150 | - | - | 150 | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set up time data to clock | 15 | - | 15 | 8.0 | - | 20 | - | ns | --- |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 35 | - | 35 | - | - | 35 | - | ns | --- |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 5.0 | - | - | 5.0 | - | 5.0 | MHz | $50 \%$ Duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\text {CLK }} / 2$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock rise and fall times | - | 50 | - | - | 50 | - | 50 | ns | --- |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn on time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SIGG},}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}= \\ & 10 \mathrm{~K} \Omega \end{aligned}$ |
| $\mathrm{t}_{\text {OFF }}$ | Turn off time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SIGG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}= \\ & 10 \mathrm{k} \Omega \end{aligned}$ |
| dv/dt | Maximun $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | V/ns | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-100 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-160 \mathrm{~V}$ |
| K | Off isolation | -30 | - | -30 | -33 | - | -30 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / 15 \mathrm{pF}$ load |
|  |  | -58 | - | -58 | - | - | -58 | - |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | -60 | - | -60 | -70 | - | -60 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $1{ }_{10}$ | Output switch isolation diode current | - | 300 | - | - | 300 | - | 300 | mA | 300 ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | 5.0 | 17 | 5.0 | 12 | 17 | 5.0 | 17 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | 25 | 50 | 25 | 38 | 50 | 25 | 50 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $+\mathrm{V}_{\text {SPK }}$ | Output voltage spike | - | - | - | - | 150 | - | - | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$, |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\mathrm{R}_{\text {LOAD }}=50 \Omega$ |
| + $\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}$, |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $R_{\text {LOAD }}^{P}=50 \Omega$ |
| QC | Charge injection | - | - | - | 820 | - | - | - | pC | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 600 | - | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 350 | - | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |

Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{\text { LE }}$ | CLR | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L |  |  |  |  |  |  |  | L | L | Off |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | On |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L |  | Off |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L |  | On |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L |  |  | Off |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L |  |  | On |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L |  |  |  | Off |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L |  |  |  | On |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L |  |  |  |  | Off |  |  |  |
|  |  |  |  | H |  |  |  | L | L |  |  |  |  | On |  |  |  |
|  |  |  |  |  | L |  |  | L | L |  |  |  |  |  | Off |  |  |
|  |  |  |  |  | H |  |  | L | L |  |  |  |  |  | On |  |  |
|  |  |  |  |  |  | L |  | L | L |  |  |  |  |  |  | Off |  |
|  |  |  |  |  |  | H |  | L | L |  |  |  |  |  |  | On |  |
|  |  |  |  |  |  |  | L | L | L |  |  |  |  |  |  |  | Off |
|  |  |  |  |  |  |  | H | L | L |  |  |  |  |  |  |  | On |
| X | X | X | X | X | X | X | X | H | L | Hold Previous State |  |  |  |  |  |  |  |
| X | X | X | X | X | X | X | X | X | H | All Switches Off |  |  |  |  |  |  |  |

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $L$ to $H$ transition of the CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{L E}$. When $\overline{L E}$ is low the shift register data flow through the latch. $D_{\text {out }}$ is high when data in the shift register 7 is high.
4. Shift register clocking has no effect on the switch states if $\overline{L E}$ is high.
5. The CLR clear input overrides all other inputs.

## Logic Timing Waveforms



## Test Circuits



## Typical Performance Curves





Pin Description - 48-Lead LQFP

| Pin | Name | Pin | Name |
| :---: | :---: | :---: | :---: |
| 1 | SW5 | 25 | VNN |
| 2 | N/C | 26 | N/C |
| 3 | SW4 | 27 | N/C |
| 4 | N/C | 28 | GND |
| 5 | SW4 | 29 | VDD |
| 6 | N/C | 30 | N/C |
| 7 | N/C | 31 | N/C |
| 8 | SW3 | 32 | N/C |
| 9 | N/C | 33 | DIN |
| 10 | SW3 | 34 | CLK |
| 11 | N/C | 35 | $\overline{\text { LE }}$ |
| 12 | SW2 | 36 | CLR |
| 13 | N/C | 37 | DOUT |
| 14 | SW2 | 38 | N/C |
| 15 | N/C | 39 | SW7 |
| 16 | SW1 | 40 | N/C |
| 17 | N/C | 41 | SW7 |
| 18 | SW1 | 42 | N/C |
| 19 | N/C | 43 | SW6 |
| 20 | SWO | 44 | N/C |
| 21 | N/C | 45 | SW6 |
| 22 | SWO | 46 | N/C |
| 23 | N/C | 47 | SW5 |
| 24 | VPP | 48 | N/C |

Pin Description - 28-Lead PLCC

| Pin | Name | Pin | Name |
| :---: | :---: | :---: | :---: |
| 1 | SW3 | 15 | N/C |
| 2 | SW3 | 16 | DIN |
| 3 | SW2 | 17 | CLK |
| 4 | SW2 | 18 | $\overline{L E}$ |
| 5 | SW1 | 19 | CL |
| 6 | SW1 | 20 | DOUT |
| 7 | SW0 | 21 | SW7 |
| 8 | SW0 | 22 | SW7 |
| 9 | N/C | 23 | SW6 |
| 10 | VPP | 24 | SW6 |
| 11 | N/C | 25 | SW5 |
| 12 | VNN | 26 | SW5 |
| 13 | GND | 27 | SW4 |
| 14 | VDD | 28 | SW4 |

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch



Side View


View B

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7^{\circ}$ |

[^0]Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.

## 28-Lead PLCC Package Outline (PJ)

## .453x.453in. body, .180in. height (max), .050in. pitch




Vertical Side View


## Notes:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Actual shape of this feature may vary.

| Symbol |  | A | A1 | A2 | b | b1 | D | D1 | E | E1 | e | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (inches) | MIN | . 165 | . 090 | . 062 | . 013 | . 026 | . 485 | . 450 | . 485 | . 450 | $\begin{aligned} & .050 \\ & \text { BSC } \end{aligned}$ | . 025 |
|  | NOM | . 172 | . 105 | - | - | - | . 490 | . 453 | . 490 | . 453 |  | . 035 |
|  | MAX | . 180 | . 120 | . 083 | . 021 | . 032 | . 495 | . 456 | . 495 | . 456 |  | . 045 |

JEDEC Registration MS-018, Variation AB, Issue A, June, 1993.

## Drawings not to scale.

Supertex Doc. \#: DSPD-28PLCCPJ, Version B031111.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^1]
[^0]:    JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

    * This dimension is not specified in the JEDEC drawing.

    Drawings are not to scale.

[^1]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

