## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# Low Charge Injection, 8-Channel, Unipolar, Negative High Voltage, Analog Switch With Bleed Resistors 

## Features

- Low on-resistance, $14 \Omega$ max.
- Integrated bleed resistors on the outputs
- 3.3 or 5.0 V CMOS input logic level
- 20 MHz data shift clock frequency
- Very low quiescent power dissipation (-10 A A$)$
- Low parasitic capacitance
- DC to 50 MHz small signal frequency response
- -60 dB typical off-isolation at 5.0 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- Cascadable serial data register with latches


## Applications

- NDT metal flaw detection
- Medical ultrasound imaging
- Piezoelectric transducer drivers
- Inkjet printer heads
- Optical MEMS modules


## General Description

The Supertex HV2321 is a low charge injection, 8-channel, unipolar, negative high voltage, analog switch integrated circuit (IC) with bleed resistors. The device can be used in applications requiring high voltage switching controlled by low voltage signals, such as NDT metal flaw detection, medical ultrasound imaging, piezoelectric transducer drivers, and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers.

Data is input into an 8-bit shift register and then retained in an 8-bit latch. To reduce any possible clock feed-through noise, the latch enable bar should be left high until all bits are clocked in. Data is clocked in during the rising edge of the clock.

Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

## Block Diagram



Ordering Information

|  | 48-Lead LQFP |
| :---: | :---: |
| Device | 7.00x7.00mm body |
|  | 1.60mm height (max) |
|  | 0.50mm pitch |
| HV2321 | HV2321FG-G |

-G indicates package is RoHS compliant ('Green')


Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ logic supply | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ differential supply | 260 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+260 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ negative supply | +0.5 V to -250 V |
| Logic input voltage | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 4.5 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Power dissipation | 1.0 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Pin Configuration



48-Lead LQFP (FG)

## Product Marking



C = Country of Origin*
A = Assembler ID*
$\qquad$ = "Green" Packaging
*May be part of top marking

Package may or may not include the following marks: Si or 48
48-Lead LQFP (FG)

## Operating Conditions

| Sym | Parameter | Value |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply voltage | 3.0 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ | Supply voltage differential | 240 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive driver supply | +15 V to +50 V |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage supply | -100 V to -225 V |
| $\mathrm{~V}_{I H}$ | High level input voltage | $0.9 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | 0 V to $0.1 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{SIG}}$ | Analog signal voltage peak-to-peak | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. $V_{S I G}$ must be $V_{N N} \leq V_{S I G} \leq V_{P P}$ or floating during power up/down transition.
3. Rise and fall times of power supplies $V_{D D}, V_{P P}$ and $V_{N N}$ should not be less than 1.0 msec .
(Over operating conditions unless otherwise specified)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ons }}$ | Small signal switch on-resistance | - | - | - | - | 14 | - | - | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+50 \mathrm{~V} \\ & V_{N N}=-190 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | - | 14 | - | - |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | - | - | - | 15 | - | - |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | - | 15 | - | - |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | -- | - | - | 23 | - | - |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+15 \mathrm{~V} \\ & V_{N N}=-225 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | - | 23 | - | - |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta R_{\text {ONS }}$ | Small signal switch on-resistance matching | - | 20 | - | 5.0 | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SIG}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch on-resistance | - | - | - | 9.2 | - | - | - | $\Omega$ | $\mathrm{V}_{\text {SIG }}=0 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=-1.0 \mathrm{~A}$ |  |
| $\mathrm{R}_{\text {INT }}$ | Output switch bleed resistor | - | - | 30 | 50 | 70 | - | - | $\mathrm{K} \Omega$ | Switch outputs to RGND pin |  |
| $\mathrm{I}_{\text {SOL }}$ | Switch off-leakage per switch | - | 5.0 | - | 1.0 | 10 | - | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}+10 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {OS(OFF) }}$ | DC offset switch off | - | 300 | - | 100 | 300 | - | 300 | mV | $100 \mathrm{~K} \Omega$ load |  |
| $\mathrm{V}_{\text {OS(ON) }}$ | DC offset switch on | - | 500 | - | 100 | 500 | - | 500 |  |  |  |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | - | - | - | 50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | - | 50 | - | - |  |  |  |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | - | -50 | - | - |  |  |  |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | - | - | - | 50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | - | 50 | - | - |  |  |  |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | - | -50 | - | - |  |  |  |  |
| $\mathrm{I}_{\text {sw }}$ | Switch output peak current | - | - | - | 4.5 | - | - | - | A | $\begin{aligned} & V_{\text {SIG }} \text { duty cycle } \\ & <0.1 \%, 1.0 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & V_{P P}=+50 \mathrm{~V} \\ & V_{N N}=-190 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 4.0 | - | - | - |  |  | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-200 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 2.0 | - | - | - |  |  | $\begin{aligned} & V_{P P}=+15 \mathrm{~V} \\ & V_{N N}=-225 \mathrm{~V} \end{aligned}$ |
| $\mathrm{f}_{\text {sw }}$ | Output switching frequency | - |  | - | - | 50 | - | - | kHz | Duty cycle $=50$ |  |
| $\mathrm{I}_{\text {PP }}$ | Average $\mathrm{V}_{\mathrm{PP}}$ supply current | - | - | - | 5.6 | 7.5 | - | - | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-200 \mathrm{~V} \end{aligned}$ | 50 kHz output switching frequency with no load |
|  |  | - | - | - | 5.6 | 7.5 | - | - |  | $\begin{aligned} & V_{P P}=+50 \mathrm{~V} \\ & V_{N N}=-190 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | - | - | 5.6 | 7.5 | - | - |  | $\begin{aligned} & V_{P P}=+15 \mathrm{~V} \\ & V_{N N}=-225 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{NN}}$ | Average $\mathrm{V}_{\mathrm{NN}}$ supply current | - | - | - | 5.8 | 7.5 | - | - | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V} \end{aligned}$ | 50 kHz output switching frequency with no load |
|  |  | - | - | - | 5.8 | 7.5 | - | - |  | $\begin{aligned} & V_{\mathrm{PP}}=+50 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-190 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | - | - | 5.8 | 7.5 | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+15 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-225 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{D}}$ | Average $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 4.5 | - | - | 4.5 | - | 4.5 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\mathrm{DDQ}}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | All logic inputs are static |  |
| $\mathrm{I}_{\text {SOR }}$ | $\mathrm{D}_{\text {OUT }}$ source current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SINK }}$ | $\mathrm{D}_{\text {OUT }}$ sink current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

## AC Electrical Characteristics

(Over recommended operating conditions: $V_{D D}=+5.0 \mathrm{~V}, t_{R}=t_{F} \leq 5.0 \mathrm{~ns}, 50 \%$ duty cycle, $V_{P P}=+40 \mathrm{~V}, V_{N N}=-200 \mathrm{~V}, C_{L O A D}=20 \mathrm{pF}$, unless otherwise specified)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{t}_{\mathrm{sD}}$ | Set up time before $\overline{\mathrm{LE}}$ rises | - | - | 25 | - | - | - | - | ns | --- |
| $\mathrm{t}_{\text {wLE }}$ | Time width of $\overline{\mathrm{LE}}$ | - | - | - | 56 | - | - | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | - | - | - | 12 | - | - | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{DO}}$ | Clock delay time to data out | - | - | - | 78 | - | - | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | - | - | - | 30 | - | - | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\text {wcL }}$ | Time width of CLR | - | - | 55 | - | - | - | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set up time data to clock | - | - | - | 21 | - | - | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | - | - | - | 7.0 | - | - | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 2.0 | - | 2.0 | - | - | 2.0 | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0$ or 5.0 V |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | - | - | - | 8.0 | - | - | MHz | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | - | - | - | - | 20 | - | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $t_{\text {R }}, \mathrm{t}_{\mathrm{F}}$ | Clock rise and fall times | - | 50 | - | - | 50 | - | 50 | ns | --- |
| $\mathrm{t}_{\mathrm{ON}}$ | Turn on time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=-100 \mathrm{~V}$, |
| $\mathrm{t}_{\text {OFF }}$ | Turn off time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega$ to GND |
| dv/dt | Maximum $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | V/ns | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+50 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-190 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-225 \mathrm{~V}$ |
| K | Off isolation | -30 | - | -30 | -33 | - | -30 | - | dB | $\begin{aligned} & f=5.0 \mathrm{MHz}, \mathrm{~V}_{\text {OFFSET }}=-15 \mathrm{~V} \text {, } \\ & 1.0 \mathrm{~K} \Omega / 15 \mathrm{pF} \text { load } \end{aligned}$ |
|  |  | -58 | - | -58 | - | - | -58 | - |  | $\begin{aligned} & \mathrm{f}=5.0 \mathrm{MHz}, \mathrm{~V}_{\text {OFFSET }}=-15 \mathrm{~V} \text {, } \\ & 50 \Omega \text { load } \end{aligned}$ |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | - | - | -60 | - | - | - | - | dB | $\begin{aligned} & \mathrm{f}=5.0 \mathrm{MHz}, \mathrm{~V}_{\text {OFFSET }}=-15 \mathrm{~V} \text {, } \\ & 50 \Omega \text { load } \end{aligned}$ |
| $1{ }_{\text {ID }}$ | Output switch isolation diode current | - | 300 | - | - | 300 | - | 300 | mA | 300ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | - | - | - | 18 | - | - | - | pF | $\mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\text {OFFSET }}=-15 \mathrm{~V}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | - | - | - | 70 | - | - | - | pF | $\mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\text {OFFSET }}=-15 \mathrm{~V}$ |
| $+\mathrm{V}_{\text {SPK }}$ | Output voltage spike | - | - | - | 59 | - | - | - | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | 115 | - | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | 71 | - | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+50 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-190 \mathrm{~V}$, |
| $-V_{\text {SPK }}$ |  | - | - | - | 115 | - | - | - |  | $R_{\text {LOAD }}=50 \Omega$ |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | 56 | - | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-225 \mathrm{~V}$, |
| $-V_{\text {SPK }}$ |  | - | - | - | 115 | - | - | - |  | $R_{\text {LOAD }}=50 \Omega$ |
| QC | Charge injection | - | - | - | 1950 | - | - | - | pC | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-200 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 1890 | - | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+50 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-190 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  | - | - | - | 2110 | - | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-225 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |

Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{L E}$ | CLR | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L |  |  |  |  |  |  |  | L | L | Off |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | On |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L |  | Off |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L |  | On |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L |  |  | Off |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L |  |  | On |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L |  |  |  | Off |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L |  |  |  | On |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L |  |  |  |  | Off |  |  |  |
|  |  |  |  | H |  |  |  | L | L |  |  |  |  | On |  |  |  |
|  |  |  |  |  | L |  |  | L | L |  |  |  |  |  | Off |  |  |
|  |  |  |  |  | H |  |  | L | L |  |  |  |  |  | On |  |  |
|  |  |  |  |  |  | L |  | L | L |  |  |  |  |  |  | Off |  |
|  |  |  |  |  |  | H |  | L | L |  |  |  |  |  |  | On |  |
|  |  |  |  |  |  |  | L | L | L |  |  |  |  |  |  |  | Off |
|  |  |  |  |  |  |  | H | L | L |  |  |  |  |  |  |  | On |
| X | X | X | X | X | X | X | X | H | L | Hold Previous State |  |  |  |  |  |  |  |
| X | X | X | X | X | X | X | X | X | H | All Switches Off |  |  |  |  |  |  |  |

## Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $L$ to $H$ transition of the CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{L E}$. When $\overline{L E}$ is low the shift register data flow through the latch.
4. $D_{\text {out }}$ is high when data in the shift register 7 is high.
5. Shift register clocking has no effect on the switch states if $\overline{L E}$ is high.
6. The CLR clear input overrides all other inputs.

## Logic Timing Waveforms



## Test Circuits



Switch OFF Leakage


DC Offset ON/OFF

$\mathrm{T}_{\text {oN }} / \mathrm{T}_{\text {ofF }}$ Test Circuit



Isolation Diode Current


Crosstalk


Charge Injection


Output Voltage Spike

## Pin Configuration - 48-Lead LQFP (FG)

| Pin \# | Pin Name | Pin \# | Pin Name |
| :---: | :---: | :---: | :---: |
| 1 | SW5 | 25 | VNN |
| 2 | NC | 26 | NC |
| 3 | SW4 | 27 | RGND |
| 4 | NC | 28 | GND |
| 5 | SW4 | 29 | VDD |
| 6 | NC | 30 | NC |
| 7 | NC | 31 | NC |
| 8 | SW3 | 32 | NC |
| 9 | NC | 33 | DIN |
| 10 | SW3 | 34 | CLK |
| 11 | NC | 35 | $\overline{\text { LE }}$ |
| 12 | SW2 | 36 | CLR |
| 13 | NC | 37 | DOUT |
| 14 | SW2 | 38 | NC |
| 15 | NC | 39 | SW7 |
| 16 | SW1 | 40 | NC |
| 17 | NC | 41 | SW7 |
| 18 | SW1 | 42 | NC |
| 19 | NC | 43 | SW6 |
| 20 | SW0 | 44 | NC |
| 21 | NC | 45 | SW6 |
| 22 | SW0 | 46 | NC |
| 23 | NC | 47 | SW5 |
| 24 | VPP | 48 | NC |

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch



## View B

## Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7^{\circ}$ |

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.
Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

