## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

# 16-Channel, Low Harmonic Distortion, High Voltage Analog Switch with Bleed Resistors 

## Features

- Low harmonic distortion
- Integrated bleed resistors on the outputs
- 3.3 or 5.5 V CMOS input logic level
- 20MHz data shift clock frequency
- HVCMOS technology for high performance
- Very low quiescent power dissipation (-10 A )
- Low parasitic capacitance
- DC to 50 MHz small signal frequency response
- CMOS logic circuitry for low power
- Excellent noise immunity
- Cascadable serial data register with latches
- Flexible operating supply voltages


## Applications

- Medical ultrasound imaging
- NDT metal flaw detection
- Piezoelectric transducer drivers
- Optical MEMS modules


## General Description

The Supertex HV2733 is a low charge injection, 16-channel, low harmonic distortion, high voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching, controlled by low voltage control signals, such as medical ultrasound imaging, piezoelectric transducer drivers, and printers. The bleed resistors eliminate voltage built up on capacitive loads such as piezoelectric transducers.

The outputs are configured as single-pole double-throw analog switches. Data are shifted into a 8-bit shift register using an external clock. The $\overline{\mathrm{LE}}$ latches the shift register data into the individual switch latches. A logic high connects a switch common YX to SWX. A logic low connects YX to $\overline{\mathrm{SWX}}$. A logic high in CLR resets all switches to $\overline{\mathrm{SWX}}$ simultaneously.

To reduce any possible clock feed-through noise, the latch enable bar ( $\overline{\mathrm{LE}}$ ) should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

## Block Diagram



## Ordering Information

| Device | Package Option |
| :---: | :---: |
|  | 48-Lead LQFP |
|  | 7.00x7.00mm body |
|  | 1.60mm height (max) |
| 0.50mm pitch |  |
| HV2733 | HV2733FG-G |

-G indicates package is RoHS compliant ('Green')


Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ logic supply | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ differential supply | 220 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive supply | -0.5 V to +200 V |
| $\mathrm{~V}_{\mathrm{NN}}$ negative supply | +0.5 V to -200 V |
| Logic input voltage | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{SIG}}$ analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 2.5 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Power dissipation, 48-Lead LQFP | 1.0 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Pin Configuration



## Product Marking

Top Marking


C = Country of Origin*


A = Assembler ID* $\ldots$
*May be part of top marking

## 48-Lead LQFP (FG)

Packages may or may not include the following marks: Si or

Recommended Operating Conditions

| Sym | Parameter | Value |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply voltage | 3.0 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage supply | +40 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage supply | -40 V to -160 V |
| $\mathrm{~V}_{\mathrm{IH}}$ | High level input voltage | $0.9 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage | 0 V to $0.1 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{SIG}}$ | Analog signal voltage peak-to-peak | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. $V_{S I G}$ must be within $V_{N N}$ and $V_{P P}$ or floating during power up/down transition.
3. Rise and fall times of power supplies $V_{D D}, V_{P P}$ and $V_{N N}$ should not be less than 1.0 msec .

## DC Electrical Characteristics

(over recommended operating conditions unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ONS }}$ | Small signal switch ON-resistance | - | 30 | - | 26 | 38 | - | 48 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | 25 | - | 22 | 27 | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 25 | - | 22 | 27 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | 18 | - | 18 | 24 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 23 | - | 20 | 25 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5.0 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |
|  |  | - | 22 | - | 16 | 25 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta \mathrm{R}_{\text {ONS }}$ | Small signal switch ON-resistance matching | - | 20 | - | 5.0 | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SIG}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\mathrm{ONL}}$ | Large signal switch ON-resistance | - | - | - | 15 | - | - | - | $\Omega$ | $V_{S I G}=V_{P P}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1.0 \mathrm{~A}$ |  |
| $\mathrm{R}_{\text {INT }}$ | Value of output bleed resistor | - | - | 35 | 50 | 65 | - | - | K $\Omega$ | Output Switch to RGND $\mathrm{I}_{\text {RINT }}=0.5 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {soL }}$ | Switch off leakage per switch | - | 5.0 | - | 1.0 | 10 | - | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ and $\mathrm{V}_{\text {NN }}+10 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {os }}$ | DC offset switch off | - | 50 | - | - | 50 | - | 50 | mV | No Load, RGND $=0 \mathrm{~V}$ |  |
|  | DC offset switch on | - | 50 | - | - | 50 | - | 50 | mV |  |  |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\mathrm{PP}}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\mathrm{PP}}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {sw }}$ | Switch output peak current | - | 2.0 | - | - | 2.0 | - | 2.0 | A | $\mathrm{V}_{\mathrm{SIG}}$ duty cycle $<0.1 \%$ pulse width $\leq 1.0 \mu \mathrm{~s}$ |  |
| $\mathrm{f}_{\text {sw }}$ | Output switching frequency | - | - | - | - | 50 | - | - | kHz | Duty cycle $=50 \%$ |  |
| $\mathrm{I}_{\mathrm{PP}}$ | Average $\mathrm{V}_{\text {PP }}$ supply current | - | 5.2 | - | - | 5.6 | - | 6.4 | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 kHz with no load. |
|  |  | - | 3.2 | - | - | 4.5 | - | 4.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 3.2 | - | - | 4.0 | - | 4.5 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{NN}}$ | Average $\mathrm{V}_{\mathrm{NN}}$ supply current | - | 5.2 | - | - | 5.6 | - | 6.4 | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 kHz with no load. |
|  |  | - | 3.2 | - | - | 4.0 | - | 4.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 3.2 | - | - | 4.0 | - | 4.5 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Average $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 2.0 | - | - | 2.0 | - | 2.0 | mA | $\mathrm{f}_{\text {CLK }}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | All logic inputs are static |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SINK }}$ | Data out sink current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

## AC Electrical Characteristics

(over recommended operating conditions, $V_{D D}=5.0 \mathrm{~V}, t_{R}=t_{F} \leq 5.0 \mathrm{~ns}, 50 \%$ duty cycle, $C_{\text {LOAD }}=20 \mathrm{pF}$, unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{t}_{\text {SD }}$ | Set up time before $\overline{\mathrm{LE}}$ rises | 25 | - | 25 | - | - | 25 | - | ns | --- |
| $\mathrm{t}_{\text {wLE }}$ | Time width of $\overline{\mathrm{LE}}$ | 12 | - | - | 12 | - | 12 | - | ns | $V_{D D}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{DO}}$ | Clock delay time to data out | 15 | 40 | 15 | 30 | 40 | 15 | 40 | ns | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $t_{\text {wCLR }}$ | Time width of CLR | 55 | - | 55 | - | - | 55 | - | ns | --- |
| $\mathrm{t}_{\text {su }}$ | Set up time data to clock | 7.0 | - | - | 7.0 | - | 7.0 | - | ns | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 2.0 | - | 2.0 | - | - | 2.0 | - | ns | --- |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 20 | - | - | 20 | - | 20 | MHz | $50 \%$ duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\text {CLK }} / 2$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock rise and fall times | - | 50 | - | - | 50 | - | 50 | ns | ---- |
| $\mathrm{T}_{\text {ON }}$ | Turn on time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega$ |
| $\mathrm{T}_{\text {OFF }}$ | Turn off time | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{k} \Omega$ |
| $\mathrm{dv} / \mathrm{dt}$ | Maximum $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | v/ns | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $V_{P P}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-40 \mathrm{~V}$ |
| $\mathrm{K}_{0}$ | Off isolation | -30 | - | -30 | -33 | - | -30 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1.0 \mathrm{k} \Omega / / 15 \mathrm{pF}$ load |
|  |  | -58 | - | -58 | - | - | -58 | - |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk | -60 | - | -60 | -70 | - | -60 | - | dB | $f=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $1{ }_{\text {ID }}$ | Output switch isolation diode current | - | 300 | - | - | 300 | - | 300 | mA | 300ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | 5.0 | 17 | 5.0 | 12 | 17 | 5.0 | 17 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | 25 | 50 | 25 | 38 | 50 | 25 | 50 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $+\mathrm{V}_{\text {SPK }}$ | Output voltage spike | - | - | - | - | 150 | - | - | mV | $\begin{aligned} & V_{P P}=+40 \mathrm{~V}, V_{N N}=-160 \mathrm{~V}, \\ & R_{\text {LOAD }}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V}, V_{N N}=-100 \mathrm{~V}, \\ & R_{\text {LOAD }}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \Omega \end{aligned}$ |
| $-V_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  |  |

## HV2733 Test Circuits



Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{\text { LE }}$ | CLR | Y0 | Y1 | Y2 | Y3 | Y4 | Y5 | Y6 | Y7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | - | - | - | - | - | - | - | L | L | SW0 | - | - | - | - | - | - | - |
| H | - | - | - | - | - | - | - | L | L | SW0 | - | - | - | - | - | - | - |
| - | L | - | - | - | - | - | - | L | L | - | $\overline{\text { SW1 }}$ | - | - | - | - | - | - |
| - | H | - | - | - | - | - | - | L | L | - | SW1 | - | - | - | - | - | - |
| - | - | L | - | - | - | - | - | L | L | - | - | $\overline{\text { SW2 }}$ | - | - | - | - | - |
| - | - | H | - | - | - | - | - | L | L | - | - | SW2 | - | - | - | - | - |
| - | - | - | L | - | - | - | - | L | L | - | - | - | $\overline{\text { SW3 }}$ | - | - | - | - |
| - | - | - | H | - | - | - | - | L | L | - | - | - | SW3 | - | - | - | - |
| - | - | - | - | L | - | - | - | L | L | - | - | - | - | SW4 | - | - | - |
| - | - | - | - | H | - | - | - | L | L | - | - | - | - | SW4 | - | - | - |
| - | - | - | - | - | L | - | - | L | L | - | - | - | - | - | $\overline{\text { SW5 }}$ | - | - |
| - | - | - | - | - | H | - | - | L | L | - | - | - | - | - | SW5 | - | - |
| - | - | - | - | - | - | L | - | L | L | - | - | - | - | - | - | SW6 | - |
| - | - | - | - | - | - | H | - | L | L | - | - | - | - | - | - | SW6 | - |
| - | - | - | - | - | - | - | L | L | L | - | - | - | - | - | - | - | $\overline{\text { SW7 }}$ |
| - | - | - | - | - | - | - | H | L | L | - | - | - | - | - | - | - | SW7 |
| X | X | X | X | X | X | X | X | H | L |  |  | HOLD PREVIOUS STATE |  |  |  |  |  |
| X | X | X | X | X | X | X | X | X | H | $\overline{\text { SW0 }}$ | $\overline{\text { SW1 }}$ | $\overline{\text { SW2 }}$ | $\overline{\text { SW3 }}$ | $\overline{\text { SW4 }}$ | $\overline{\text { SW5 }}$ | $\overline{\text { SW6 }}$ | $\overline{\text { SW7 }}$ |

## Notes:

1. Serial data is clocked in on the $L$ to $H$ transition of the CLK.
2. All switches go to a state retaining their latched condition at the rising edge of $\overline{L E}$. When $\overline{L E}$ is low the shift registers data flow through the latch. $D_{\text {OUT }}$ is high when data in the shift register 7 is high.
Shift registers clocking has no effect on the switch states if $\overline{L E}$ is high.
3. The CLR clear input overrides all other inputs.

## Logic Timing Waveforms



Pin Configuration
48-Lead LQFP (FG)

| Pin \# | Function |
| :---: | :---: |
| 1 | SW0 |
| 2 | Y0 |
| 3 | $\overline{\text { SW0 }}$ |
| 4 | NC |
| 5 | SW1 |
| 6 | Y1 |
| 7 | $\overline{\text { SW1 }}$ |
| 8 | NC |
| 9 | SW2 |
| 10 | Y 2 |
| 11 | $\overline{\mathrm{SW} 2}$ |
| 12 | NC |


| Pin \# | Function |
| :---: | :---: |
| 13 | SW3 |
| 14 | Y3 |
| 15 | $\overline{\text { SW3 }}$ |
| 16 | NC |
| 17 | VNN |
| 18 | NC |
| 19 | NC |
| 20 | VPP |
| 21 | NC |
| 22 | $\overline{\text { SW4 }}$ |
| 23 | Y4 |
| 24 | SW4 |


| Pin \# | Function |
| :---: | :---: |
| 25 | NC |
| 26 | $\overline{\text { SW5 }}$ |
| 27 | Y5 |
| 28 | SW5 |
| 29 | NC |
| 30 | $\overline{\text { SW6 }}$ |
| 31 | Y6 |
| 32 | SW6 |
| 33 | NC |
| 34 | $\overline{S W 7}$ |
| 35 | Y7 |
| 36 | SW7 |


| Pin \# | Function |
| :---: | :---: |
| 37 | RGND |
| 38 | GND |
| 39 | VDD |
| 40 | DOUT |
| 41 | NC |
| 42 | NC |
| 43 | NC |
| 44 | CLR |
| 45 | $\overline{\text { LE }}$ |
| 46 | CLK |
| 47 | DIN |
| 48 | RGND |

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch




View B

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5{ }^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7^{\circ}$ |

JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.
Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^0]
[^0]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: http//www.supertex.com)

