

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







40-Channel Symmetric Row Driver

Features


- ► HVCMOS® technology
- Symmetric row drive (reduces latent imaging in ACTFEL displays)
- ► Output voltage up to +240V
- ► Low power level shifting
- ► Source/sink current minimum 70mA
- ► Shift register speed 3.0MHz
- ► Pin-programmable shift direction (DIR, SHIFT)

General Description

The HV7224 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin ($DR_{IO}A/DR_{IO}B$) is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The $DR_{IO}A/DR_{IO}B$ can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, $DR_{IO}A$ is the input and $DR_{IO}B$ is the output. When DIR is grounded, $DR_{IO}B$ is the input and the $DR_{IO}A$ is the output. See the Output Sequence Operation Table for output sequence. The POL and \overline{OE} pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to VPP if POL is high, or to GND if \overline{POL} is low. All outputs will be in High-Z state if \overline{OE} is at logic high. Data output buffers are provided for cascading devices.

Functional Block Diagram



Ordering Information

Part Number	Package	Packing
HV7224PG-G	64-Lead PQFP	66/Tray

⁻G denotes a lead (Pb)-free / RoHS compliant package

Absolute Maximum Ratings


Parameter	Value
Supply voltage, V _{DD}	-0.5V to +7.0V
Supply voltage , V _{PP}	-0.5V to +260V
Logic input levels	-0.5V to V _{DD} + 0.5V
Continuous total power dissipation ¹	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Note:


 For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

Pin Configuration



64-Lead PQFP (3-sided)
(top view)

Product Marking



Package may or may not include the following marks: Si or **1 64-Lead PQFP (3-sided)**

Typical Thermal Resistance

Package	$oldsymbol{ heta}_{ja}$
44-Lead PLCC	37°C/W

Recommended Operating Conditions

Sym	Parameter	Min	Max	Units
V _{DD}	Logic supply voltage	4.5	5.5	V
V_{PP}	High voltage supply ¹	0	240	V
V _{IH}	High-level input voltage	0.7 V _{DD}	V _{DD}	V
V _{IL}	Low-level input voltage	0	0.2V _{DD}	V
f _{CLK}	Clock frequency	-	3.0	MHz
T _A	Operating free-air temperature	-40	+85	°C
I _o	High voltage output current	-	±70	mA
I _{OD}	Allowable pulsed current through output diode	-	±300	mA

Note:

1. Output will not switch at $V_{PP} = 0V$.

Power-up sequence should be the following:

- Connect ground.
- 2. Apply V_{DD}.
- 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- 4. Apply V_D

The V_{PP} should not drop below V_{DD} or float during operation.

Power-down sequence should be the reverse of the above.

DC Electrical Characteristics

(over recommended operating conditions of $V_{\rm DD}$ = 5.0V, $V_{\rm PP}$ = 240V, and $T_{\rm A}$ = 25°C unless noted)

Sym	Parameter	Min	Max	Units	Conditions	
l _{DD}	V _{DD} supply current	-	10	mA	$f_{CLK} = 3.0MHz, V_{DD} = 5.5V$	
			-	2.0	mA	All outputs low or High-Z
l _{PP}	V _{PP} supply current		-	4.0	mA	One output high ¹
I _{DDQ}	Quiescent V _{DD} supply current		-	100	μA	All V_{IN} = GND or V_{DD}
V	High lovel output	HV _{out}	190	-	V	I _o = -70mA
V _{OH}	High-level output DATA	DATA OUT	4.5	-	V	I _O = -100μA
V	Low-level output		-	50	V	I _o = +70mA
V _{OL}			-	0.5	V	I _O = +100μA
I _{IH}	High-level logic input current		-	1.0	μA	$V_{IH} = V_{DD}$
I _{IL}	Low-level logic input current		-	-1.0	μA	V _{IL} = 0V
	HV _{OUT} saturation current P-channel N-channel		-80	-	mA	
SAT			75	-	mA	

Note:

AC Electrical Characteristics

 $(V_{DD} = 5.0 \text{V and } T_A = 25 ^{\circ}\text{C})$


Sym	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency	-	3.0	MHz	Per register, C _L = 15pF
t _{wh} , t _{wL}	Clock width high or low	150	-	ns	
t _{sud}	Data set-up time before clock rises	50	-	ns	
t _{HD}	Data hold time after clock rises	50	-	ns	
t _{suc}	HV _{OUT} delay from clock rises (Hi-Z to H or L)	-	1.0	μs	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{SUE}	HV _{OUT} delay from Output Enable falls	-	600	ns	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{HC}	HV _{OUT} delay from clock rises (H or L to Hi-Z)	-	2.0	μs	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{HE}	HV _{OUT} delay from Output Enable rises	-	600	ns	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{DHL}	Delay time clock to data output falls*	-	250	ns	C _L = 15pF
t _{DLH}	Delay time clock to data output rises*	-	250	ns	C _L = 15pF
t _{ONF}	HV _{OUT} fall time	-	2.0	μs	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{onr}	HV _{OUT} rise time	-	2.0	μs	$C_{L} = 330 pF // R_{L} = 10 k\Omega$
t _{POW}	POL pulse width	3.0	-	μs	
t _{oew}	Output Enable pulse width	3.0	-	μs	
SR	Slew rate, V _{PP}	-	45	V/µs	One active output driving 4.7nF load

Note


^{1.} Only one output can be turned on at a time.

^{*} The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t_{WH}

Input and Output Equivalent Circuits



Switching Waveforms



Function Table

I/O Polotions	Inputs					LIV Cutavita
I/O Relations	CLK	DIR	S/R DATA	POL	ŌE	HV Outputs
O/P HIGH	X	Х	Н	Н	L	Н
O/P OFF	X	X	L	X	L	HIGH-Z
O/P LOW	X	Х	Н	L	L	L
O/P OFF	X	X	X	X	Н	All O/P HIGH-Z

Notes:

 $H = logic \ high \ level, \ L = logic \ low \ level, \ X = irrelevant$

Data input (DR₁₀) loaded on the low-to-high transition of the clock.

Only one active output can be set at a time.

Output Sequence Operation Table

DIR	SHIFT	Data Reset In	Data Reset Out	HV _{out} # Sequence	Direction*
L	L	DR _{IO} B	DR _{IO} A ¹	40 → 1	\sim
Н	L	DR _{IO} A	DR _{IO} B ²	1 → 40	Ç
L	Н	DR _{IO} B	DR _{IO} A ¹	$20 \rightarrow 1 \rightarrow 40 \rightarrow 21$	\frown
Н	Н	DR _{IO} A	DR _{IO} B ²	$21 \rightarrow 40 \rightarrow 1 \rightarrow 20$	√

Notes:

- * Reference to package outline or chip layout drawing.
- 1. $DR_{IO}A$ is $DR_{IO}B$ delayed by 40 clock pulses. 2. $DR_{IO}B$ is $DR_{IO}A$ delayed by 40 clock pulses.

Pin Description - 64-Lead PQFP (3-sided) (PG) Option A

Pin #	Function
1	HV _{OUT} 1/40
2	HV _{OUT} 2/39
3	HV _{OUT} 3/38
4	HV _{OUT} 4/37
5	HV _{OUT} 5/36
6	HV _{оυт} 6/35
7	HV _{оυт} 7/34
8	HV _{OUT} 8/33
9	HV _{оυт} 9/32
10	HV _{оυт} 10/31
11	HV _{оит} 11/30
12	HV _{оит} 12/29
13	HV _{оит} 13/28
14	HV _{оυт} 14/27
15	HV _{оυт} 15/26
16	HV _{оит} 16/25

Pin #	Function
17	HV _{оυт} 17/24
18	HV _{оит} 18/23
19	HV _{оυт} 19/22
20	HV _{оυт} 20/21
21	VPP
22	N/C
23	GND (Power)
24	GND (Logic)
25	DIR
26	VDD
27	CLK
28	N/C
29	SHIFT
30	N/C
31	DR _{IO} A
32	N/C

Pin #	Function
33	N/C
34	DR _{IO} B
35	ŌĒ
36	N/C
37	POL
38	N/C
39	VDD
40	N/C
41	GND (Logic)
42	GND (Power)
43	N/C
44	VPP
45	HV _{оит} 21/20
46	HV _{оит} 22/19
47	HV _{оит} 23/18
48	HV _{OUT} 24/17
	001

Pin #	Function
49	HV _{оит} 25/16
50	HV _{оит} 26/15
51	HV _{оит} 27/14
52	HV _{оит} 28/13
53	HV _{оит} 29/12
54	HV _{оит} 30/11
55	HV _{OUT} 31/10
56	HV _{OUT} 32/9
57	HV _{OUT} 33/8
58	HV _{OUT} 34/7
59	HV _{OUT} 35/6
60	HV _{OUT} 36/5
61	HV _{OUT} 37/4
62	HV _{OUT} 38/3
63	HV _{OUT} 39/2
64	HV _{out} 40/1

Note:

Pin designation for DIR H/L, Shift = L Example: For DIR = H, pin 1 is $HV_{OUT}1$ For DIR = L, pin 1 is $HV_{OUT}40$

Pin Description - 64-Lead PQFP (3-sided) (PG) Option B

Pin #	Function
1	HV _{OUT} 20/21
2	HV _{OUT} 19/22
3	HV _{OUT} 18/23
4	HV _{оυт} 17/24
5	HV _{оυт} 16/25
6	HV _{OUT} 15/26
7	HV _{OUT} 14/27
8	HV _{OUT} 13/28
9	HV _{OUT} 12/29
10	HV _{оυт} 11/30
11	HV _{оυт} 10/31
12	HV _{OUT} 9/32
13	HV _{OUT} 8/33
14	HV _{OUT} 7/34
15	HV _{OUT} 6/35
16	HV _{OUT} 5/36

Pin #	Function						
17	HV _{OUT} 4/37						
18	HV _{оит} 3/38						
19	HV _{оυт} 2/39						
20	HV _{out} 1/40						
21	VPP						
22	N/C						
23	GND (Power)						
24	GND (Logic)						
25	DIR						
26	VDD						
27	CLK						
28	N/C						
29	SHIFT						
30	N/C						
31	DR _{IO} A						
32	N/C						

Pin #	Function						
33	N/C						
34	DR _{IO} B						
35	ŌĒ						
36	N/C						
37	POL						
38	N/C						
39	VDD						
40	N/C						
41	GND (Logic)						
42	GND (Power)						
43	N/C						
44	VPP						
45	HV _{out} 40/1						
46	HV _{оυт} 39/2						
47	HV _{OUT} 38/3						
48	HV _{OUT} 37/4						


Pin #	Function
49	HV _{ουτ} 36/5
50	HV _{ουτ} 35/6
51	HV _{оит} 34/7
52	HV _{ουτ} 33/8
53	HV _{ουτ} 32/9
54	HV _{оυт} 31/10
55	HV _{оυт} 30/11
56	HV _{оυт} 29/12
57	HV _{оυт} 28/13
58	HV _{оυт} 27/14
59	HV _{оυт} 26/15
60	HV _{оυт} 25/16
61	HV _{оυт} 24/17
62	HV _{OUT} 23/18
63	HV _{OUT} 22/19
64	HV _{оυт} 21/20

Note:

Pin designation for DIR H/L, Shift = H Example: For DIR = H, pin 1 is $HV_{OUT}20$ For DIR = L, pin 1 is $HV_{OUT}21$

64-Lead PQFP (3-sided) Package Outline (PG)

20.00x14.00mm body, 3.40mm height (max), 0.80mm pitch, 3.90mm footprint



Note:

- A Pin 1 identifier must be located in the index area indicated. The Pin 1 Identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. The leads on this side are trimmed.

Syml	ool	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	L3	θ	θ1
Dimen- sion (mm)	MIN	2.80	0.25	2.55	0.30	22.25	19.80	17.65	13.80	0.80 BSC	0.73			0 °	5°	
	NOM	-	-	2.80	-	22.50	20.00	17.90	14.00		0.88	- KEF	0.25 BSC	0.55 REF	3.5°	-
	MAX	3.40	0.50	3.05	0.45	22.75	20.20	18.15	14.20		1.03				7 °	16º

Drawings not to scale.

Supertex Doc. #: DSPD-64PQFPPG, Version NR090608.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

