



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 8-Channel 7-Level $\pm 80V$ High-Voltage Pulser with T/R Switches

### Features

- High-Voltage CMOS Technology for High Performance
- 8-Channel, True 5-Level or Pseudo 7-Level,  $\pm 80V$ , 2A, with Return-to-Zero (RTZ) to True Zero Voltage
- Programmable  $\pm 0.5A$ ,  $1.0A$ ,  $1.5A$  and  $2A$  Output Current from  $V_{PP1}/V_{NN1}$
- Integrated Radio Frequency (RF) Blocking, Clamp Diode and RX Damp
- $13\Omega$  Transmit/Receive (T/R) and Low Voltage (LV) Switches Allow Receiver Multiplexing
- $160\Omega$  Auto-Bleeding Switches for RTZ True Zero
- 220 MHz Clock Retiming Synchronization Capability
- 2.5V, 3.3V Logic Control Voltage, designed to work with FPGA Inputs and Outputs (I/O) directly.
- Adjusting T/R Switch Delay, Avoid Echo Saturating
- TX Output Frequency up to 20 MHz
- -40 dB HD2 Second Harmonic Distortion at 5 MHz
- 12 mm x 12 mm x 1.20 mm 206-Lead TFBGA Package

### Applications

- Medical ultrasound imaging system
- NDT (nondestructive testing) ultrasound transmission pulsers
- Piezoelectric or capacitive transducer drivers

### Description

The HV7322 device is an 8-channel, true 5-level or pseudo 7-level, high-voltage pulser, with integrated T/R switches. HV7322 is designed for medical ultrasound applications. It is also fitted for NDT and other transducer drive applications.

The HV7322 device's output has seven different voltage levels:  $V_{PP0,1,2}$ ,  $V_{NN0,1,2}$  and GND. The output MOSFET transistors can provide up to  $\pm 2A$  of current at the maximum voltage of  $\pm 80V$ . HV7322 has channel RTZ for the return-to-zero feature. The three sets of high-voltage outputs, with  $\pm 2A$  of peak output current in B-Mode and programmable 2-bit, use the  $V_{PP1}/V_{NN1}$  voltage rails for the CW-Mode ( $IM<1:0> = 0$ ), in order to reduce the CW-Mode power dissipations on chip.


The high-voltage T/R and LV analog switches (total  $13\Omega$ ) and RX damp switch are Integrated in each channel, while the  $160\Omega$  RTZ switches dedicated for true zero voltage minimize the received noise.

The 220 MHz differential retiming clock inputs and built-in registers are capable of providing low jitter in Continuous Wave Doppler (CWD) mode, in Pulse Wave (PW) mode or in B-mode. The clock synchronization realigns the logic input signals to a master clock, which reduces various propagation delays caused by FPGA inaccuracies and/or long PCB traces.


The integrated circuit (IC) has built-in gate-driver floating voltage regulators, allowing  $V_{PP0,1,2}$  and  $V_{NN0,1,2}$  high-voltage rails to move the voltage interdependently from 0 to  $\pm 80V$  or to 60V. Each of the pulsers has output voltage overshoot clamping diodes to the highest level of the supply pin of  $V_{PP0}$  or  $V_{NN0}$  rails respectively. The differential clock inputs take Differential Clock or LVCMSO output signals. The logic control voltages are designed to work with the Differential Clock or the LVCMSO logic families directly.

# HV7322


## Package Types




## HV7322 - Block Diagram



## HV7322 - Typical 7-Level Application Diagram



## **HV7322 - Typical True 5-Level Application Diagram**



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings†

Logic Voltage ( $V_{LL}$ ).....	–0.5V to +5.5V
All I/O and CLK pin voltage ( $V_{IO}$ ).....	–0.5V to +5.5V
Positive voltage supply ( $V_{DD}$ ).....	–0.5V to +5.5V
Positive gate driver supply ( $V_{GP}$ ).....	–0.5V to +13.5V
Negative gate driver supply ( $V_{GN}$ ) .....	–13.5V to +0.5V
High-voltage positive supply ( $V_{PP0}$ ) .....	–1.0V to +85V
High-voltage positive supply ( $V_{PP1}$ ) .....	–1.0V to +65V
High-voltage positive supply ( $V_{PP2}$ ) .....	–65V to +65V
High-voltage negative supply ( $V_{NN0}$ ) .....	–85V to +1.0V
High-voltage negative supply ( $V_{NN1}$ ) .....	–65V to +1.0V
High-voltage negative supply ( $V_{NN2}$ ) .....	–65V to +65V
TX pin voltage ( $V_{TX}$ ).....	–85V to +85V
RX pin to GND voltage ( $V_{RX}$ ).....	±0.7 to ±1.4V
Maximum not-latch-up current ( $I_{LU}$ ) .....	+100 mA
ESD HBM Rating $T_X$ , $V_{PP}$ , $V_{NN}$ , CPF, CNF, CNEG, CPOS, $V_{GP}$ , $V_{GN}$ , $R_X$ , $R_{GND}$ pins .....	–0.50 to +0.50 kV
ESD HBM Rating – all other LV pins .....	–2.0 to +2.0 kV

† **Notice:** Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

### ELECTRICAL CHARACTERISTICS

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>Operating Supply Voltages</b>						
Positive Logic Supply	$V_{LL}$	2.25	2.50	3.60	V	—
Internal Voltage Supply	$V_{DD}$	4.75	5.0	5.25	V	—
Positive Gate Driver Supply	$V_{GP}$	8.0	10	12	V	—
Negative Gate Driver Supply	$V_{GN}$	–12	–10	–8.0		
High Voltage Positive Supply	$V_{PP0}$	0	—	80	V	Must be $V_{PP0} \geq V_{PP1}$ and $V_{PP2}$
	$V_{PP1}$	0	—	60		Must be $V_{PP1} \leq V_{PP0}$
	$V_{PP2}$	0	—	60	V	MODE = 0 In the 7-Level Mode. Must be $V_{PP2} \leq V_{PP0}$
	$V_{PP2}$	$V_{NN1} - 0.7$	$V_{NN1}$	$V_{NN1} + 0.7$	V	MODE = 1 $ V_{PP2} - V_{NN1}  \leq 0.7$

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
High Voltage Negative Supply	$V_{NN0}$	-80	—	0	V	Must be $V_{NN0} \leq V_{NN1}$ and $V_{NN2}$
	$V_{NN1}$	-60	—	0		Must be $V_{NN1} \geq V_{NN0}$
	$V_{NN2}$	-60	—	0	V	MODE = 0 In the 7-Level Mode. Must $V_{NN2} \geq V_{NN0}$
	$V_{NN2}$	$V_{PP1} - 0.7$	$V_{PP1}$	$V_{PP1} + 0.7$	V	MODE = 1 $ V_{NN2} - V_{PP1}  \leq 0.7$
<b>Operating Supply Current</b>						
$V_{LL}$ Quiescent Current	$I_{LLQ}$	—	2	5	$\mu A$	OEN = REN = 0
$V_{DD}$ Quiescent Current	$I_{DDQ}$	—	54	65	$\mu A$	
$V_{PP0}$ Quiescent Current	$I_{PP0Q}$	—	—	15	$\mu A$	
$V_{NN0}$ Quiescent Current	$I_{NN0Q}$	-15	—	—	$\mu A$	
$V_{PP1}$ Quiescent Current	$I_{PP1Q}$	—	—	20	$\mu A$	
$V_{NN1}$ Quiescent Current	$I_{NN1Q}$	-20	—	—	$\mu A$	
$V_{PP2}$ Quiescent Current	$I_{PP2Q}$	—	—	40	$\mu A$	
$V_{NN2}$ Quiescent Current	$I_{NN2Q}$	-40	—	—	$\mu A$	
$V_{DD}$ Current	$I_{DDEN}$	—	1	2	mA	DCLKEN = 0 $f_{TX} = 0$ MHz $f_{CLK} = 0$
$V_{PP0}$ Current	$I_{PP0EN}$	—	0.26	0.4	mA	
$V_{NN0}$ Current	$I_{NN0EN}$	-0.4	-0.34	—	mA	
$V_{PP1}$ Current	$I_{PP1EN}$	—	0.12	0.3	mA	
$V_{NN1}$ Current	$I_{NN1EN}$	-0.3	-0.13	—	mA	
$V_{PP2}$ Current	$I_{PP2EN}$	—	0.12	0.3	mA	
$V_{NN2}$ Current	$I_{NN2EN}$	-0.3	-0.12	—	mA	
$V_{LL}$ Current with Re-Timing	$I_{LL\_DCLK}$	—	0.41	0.45	mA	DCLKEN = 1, $f_{CLK} = 160$ MHz TX one-channel output active, no load. The continuous values are calculated from measured burst-mode 5 MHz cases.
$V_{DD}$ Current with Re-Timing	$I_{DD\_DCLK}$	—	25	30	mA	

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
$V_{LL}$ Maximum Current in B-Mode	$I_{LL5}$	—	26	60	$\mu A$	DCLKEN = 0 $f_{CLK} = 0$ MHz, in B-Mode TX one-channel output, no loads. The continuous values are calculated from the measured burst-mode 5 MHz cases. $I_{NN25}$ and $I_{PP25}$ are only in 7-Level Mode.
$V_{DD}$ Maximum Current in B-Mode	$I_{DD5}$	—	1.4	1.6	mA	
$V_{GP}$ Maximum Current in B-Mode	$I_{GP5}$	—	3.4	6	mA	
$V_{GN}$ Maximum Current in B-Mode	$I_{GN5}$	-16	-12.9	—	mA	
$V_{PP0}$ Current in B-Mode	$I_{PP05}$	—	102	115	mA	
$V_{NN0}$ Current in B-Mode	$I_{NN05}$	-105	-96	—	mA	
$V_{PP1}$ Current in B-Mode	$I_{PP15}$	—	85	95	mA	
$V_{NN1}$ Current in B-Mode	$I_{NN15}$	-95	-84	—	mA	
$V_{PP2}$ Current in B-Mode	$I_{PP25}$	—	94	105	mA	
$V_{NN}$ Current in B-Mode	$I_{NN25}$	-100	-91	—	mA	
$V_{GP}$ Current in CW-Mode	$I_{GPCW}$	—	1.5	2	mA	TX one-channel output 5 MHz, continuous, no loads. $V_{PP1}/V_{NN1} = \pm 5V$ in CW-Mode. SLB = 0, SLA = 1, <a href="#">Note 1</a>
$V_{GN}$ Current in CW-Mode	$I_{GNCW}$	-4.4	-4	—	mA	
$V_{PP1}$ Current in CW-Mode	$I_{PP1CW}$	—	24.4	26	mA	
$V_{NN1}$ Current in CW-Mode	$I_{NN1CW}$	-26	-23.5	—	mA	
<b>TX Output P-Channel MOSFET on <math>V_{PP0}</math>, <math>V_{PP2}</math></b>						
On-Resistance	$R_{ON\_P0}$	—	13	16	$\Omega$	$I_{SD} = 100$ mA
Peak Output Current	$I_{OUT\_P0}$	0.9	1.1	—	A	$V_{PP0} = 25V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
		1.7	2.02	—	A	$V_{PP0} = 80V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
On-Resistance	$R_{ON\_P2}$	—	12.1	14	$\Omega$	$I_{SD} = 100$ mA
Peak Output Current	$I_{OUT\_P2}$	1.2	1.4	—	A	$V_{PP2} = 25V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
		1.6	2.0	—	A	$V_{PP2} = 60V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>TX Output P-Channel MOSFET on <math>V_{PP1}</math></b>						
Peak Output Current $IM<1:0> = 00$	$I_{OUT\_P1}$ $CWEN = 0$	0.3	0.39	—	A	$V_{PP1} = 25V$ , $R_L = 1.0\Omega$ to GND 20 ns pulse width at the duty cycle. D% = 0.1%, <a href="#">Note 1</a>
Peak Output Current $IM<1:0> = 01$		0.6	0.76	—		
Peak Output Current $IM<1:0> = 10$		0.9	0.11	—		
Peak Output Current $IM<1:0> = 11$		1.2	1.44	—		
Peak Output Current $IM<1:0> = 00$		0.35	0.5	—		
Peak Output Current $IM<1:0> = 01$		0.8	1.0	—		
Peak Output Current $IM<1:0> = 10$		1.15	1.5	—		
Peak Output Current $IM<1:0> = 11$		1.6	1.9	—		
On-resistance $IM<1:0> = 11$		—	11.2	13	—	$I_{SD} = 100$ mA, <a href="#">Note 1</a>
Peak Output Current $IM<1:0> = 00$	$I_{OUT\_P1}$ $CWEN = 1$	160	192	—	mA	$V_{PP1} = 10V$ , $R_L = 1.0\Omega$ to GND 20 ns pulse width at the duty cycle. D% = 0.1%, <a href="#">Note 1</a>
Peak Output Current $IM<1:0> = 01$		320	362	—		
CW On-Resistance $IM<1:0> = X0$	$RON\_P1$ $CWEN = 1$	—	41.6	47	$\Omega$	$I_{SD} = 100$ mA, <a href="#">Note 1</a>
CW On-Resistance $IM<1:0> = X1$		—	20	22		
<b>TX Output N-Channel MOSFET on <math>V_{NN0}</math>, <math>V_{NN2}</math></b>						
On-Resistance	$RON\_N0$	—	10	12	$\Omega$	$I_{DS} = 100$ mA
Peak Output Current	$I_{OUT\_N0}$	—	-1.3	-1.1	A	$V_{NN0} = -25V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
		—	-1.8	-1.5	A	$V_{NN0} = -80V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
On-Resistance	$RON\_N2$	—	8.6	10	$\Omega$	$I_{DS} = 100$ mA
Peak Output Current	$I_{OUT\_N2}$	—	-1.5	-1.3	A	$V_{NN2} = -25V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>
		—	-1.92	-1.5	A	$V_{NN2} = -60V$ , $R_L = 1.0\Omega$ to GND, <a href="#">Note 1</a>

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>TX Output N-Channel MOSFET on <math>V_{NN1}</math></b>						
Peak Output Current IM<1:0> = 00	$I_{OUT\_N1}$ $CWEN = 0$	—	-0.42	-0.3	A	$V_{NN1} = -25V$ , $R_L = 1.0\Omega$ to GND 20 ns pulse width at the duty cycle $D\% = 0.1\%$ , Note 1
Peak Output Current IM<1:0> = 01		—	-0.8	-0.6		
Peak Output Current IM<1:0> = 10		—	-1.16	-0.9		
Peak Output Current IM<1:0> = 11		—	-1.51	-1.3		
Peak Output Current IM<1:0> = 00		—	-0.5	-0.35		$V_{NN1} = -60V$ , $R_L = 1.0\Omega$ to GND 20 ns pulse width at the duty cycle $D\% = 0.1\%$ , Note 1
Peak Output Current IM<1:0> = 01		—	-1.0	-0.7		
Peak Output Current IM<1:0> = 10		—	-1.5	-1.25		
Peak Output Current IM<1:0> = 11		—	-1.9	-1.6		
On-Resistance IM<1:0> = 11		$R_{ON\_N1}$ $CWEN = 0$	—	8.3	10	$\Omega$
Peak Output Current IM<1:0> = X0	$I_{OUT\_N1}$ $CWEN = 1$	—	-212	-180	mA	$V_{NN1} = -10V$ , $R_L = 1.0\Omega$ to GND 20 ns pulse width at the duty cycle $D\% = 0.1\%$ , Note 1
Peak Output Current IM<1:0> = X1		—	-386	-340		
CW On-Resistance IM<1:0> = X0	$R_{ON\_N1}$ $CWEN = 1$	—	42	48	$\Omega$	$I_{DS} = 100$ mA, Note 1
CW On-Resistance IM<1:0> = X1		—	17	19		
<b>TX Damping MOSFET on GND</b>						
On-Resistance	$R_{ON\_PDMP}$	—	9	14	$\Omega$	$I_{SD} = 100$ mA, Note 1
B-Mode Peak Output Current (1)	$I_{OUT\_PDMP}$	1.15	1.57	—	A	$R_L = 1.0\Omega$ at TX to $V_{NN0} = -25V$ 20 ns pulse width at $D\% = 0.1\%$ , Note 1
		1.35	1.9	—	A	$R_L = 1.0\Omega$ at TX to $V_{NN0} = -80V$ 20 ns pulse width at $D\% = 0.1\%$ , Note 1
On-Resistance	$R_{ON\_NDMP}$	—	7	13	$\Omega$	$I_{DS} = 100$ mA, Note 1
B-Mode Peak Output Current (1)	$I_{OUT\_NDMP}$	—	-1.56	-1.15	A	$R_L = 1.0\Omega$ at TX to $V_{PP0} = +25V$ 20 ns pulse width at $D\% = 0.1\%$ , Note 1
		—	-2.02	-1.6	A	$R_L = 1.0\Omega$ at TX to $V_{PP0} = +80V$ 20 ns pulse width at $D\% = 0.1\%$ , Note 1

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

# HV7322

---

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical specifications: $V_{LL} = +2.5V$ , $V_{DD} = +5.0V$ , $V_{PP0} = +80V$ , $V_{NN0} = -80V$ , $V_{PP1,2} = +60V$ , $V_{NN1,2} = -60V$ , $V_{GP} = +10V$ , $V_{GN} = -10V$ , $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1, $T_A = 25^\circ C$ .						
Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>RTZSW Auto Bleed High-Voltage Analog Switch</b>						
RTZSW On-Resistance	$R_{RTZSW}$	—	152	164	$\Omega$	$I_{RTZSW} = \pm 1.0 \text{ mA}$ , Note 1
RTZSW to GND Bleed Resistors	$R_{b1}$	18	20	22	$k\Omega$	Note 1
RTZSW Off Withstand Voltage	$V_{RTZSW}$	-80	—	+80	V	$I_{RTZSW} = \pm 100 \mu\text{A}$ , Note 1
<b>TX OUTPUT Isolation Diodes and Bleed Resistor</b>						
Diode Forward Voltage	$V_F$	—	1.2	1.9	V	$I_{FM} = 300 \text{ mA}$ , Note 2
Forward Continuous Current	$I_{FM}$	—	250	—	mA	Note 2
Peak Forward Pulse Current	$I_{FSM}$	—	3.0	—	A	$PW = 50 \text{ ns}$ , Note 2
Total Capacitance of 2-Diode	$C_T$	—	3.2	4	pF	At 1 MHz, 1 dBm, 0V DC, Note 2
<b>TRSW, LVSW and RXDMP Switches</b>						
TRSW and LVSW Switch-On Resistor	$R_{TRSW}$	—	13	18	$\Omega$	$I_{TRSW} = \pm 1.0 \text{ mA}$ , Note 1
TRSW Off Withstand Voltage	$V_{TRSW}$	-80	—	+80	V	$I_{SW} = \pm 100 \mu\text{A}$ , Note 1
LVSW Off Withstand Voltage	$V_{LVSW}$	-5.0	—	+5.0	V	$I_{SW} = \pm 10 \mu\text{A}$ , Note 1
RX to GND Protection Diode	$V_F$	—	1	1.2	V	$I_F = \pm 20 \text{ mA}$ , Note 1
RXDMP Switch On-Resistance	$R_{RXDMP}$	—	14	19	$\Omega$	$I_{SD} = \pm 1.0 \text{ mA}$ , Note 1
RX0~7 Pin to GND Bleed Resistor	$R_{b2}$	13	20	27	$k\Omega$	Note 2
RX Pin to GND Capacitance	$C_{RXG}$	—	20	22	pF	1 MHz, 1 dBm, 0V DC, Note 2
<b>Built-In Gate Drive Voltage Linear Regulators</b>						
Output P-Channel Gate Drive Voltage Referenced to $V_{PP0}$	$V_{PF0}$	-5.2	-4.5	-4.1	V	$V_{GN} - V_{PP0} < -10V$
Output P-Channel Gate Drive Voltage Referenced to $V_{PP1}$	$V_{PF1}$	-5.2	-4.5	-4.1	V	$V_{GN} - V_{PP1} < -10V$
Output P-Channel Gate Drive Voltage Referenced to $V_{PP2}$	$V_{PF2}$	-5.2	-4.5	-4.1	V	$V_{NN0} - V_{PP2} < -10V$
Output N-Channel Gate Drive Voltage Referenced to $V_{NN0}$	$V_{NF0}$	3.6	4.4	5.2	V	$V_{GP} - V_{NN0} > 10V$

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Output N-Channel Gate Drive Voltage Referenced to $V_{NN1}$	$V_{NF1}$	3.6	4.4	5.2	V	$V_{GP} - V_{NN1} > 10V$
Output N-Channel Gate Drive Voltage Referenced to $V_{NN2}$	$V_{NF2}$	3.6	4.3	5.2	V	$V_{PP0} - V_{NN2} > 10V$
Output N-Channel Gate Drive Voltage Referenced to GND	$V_{POS}$	3.1	3.6	5.2	V	—
Output P-Channel Gate Drive Voltage Referenced to GND	$V_{NEG}$	-5.2	-4.3	-3.6	V	—
<b>Logic &amp; Clock Input Characteristics</b>						
Input Logic Low Voltage	$V_{IL}$	0	—	0.2 $V_{LL}$	V	—
Input Logic High Voltage	$V_{IH}$	0.8 $V_{LL}$	—	$V_{LL}$	V	—
Input Logic Low Current	$I_{IL}$	-1.0	—	—	$\mu A$	<a href="#">Note 1</a>
Input Logic High Current	$I_{IH}$	—	—	1.0	$\mu A$	<a href="#">Note 1</a>
Input Capacitance	$C_{IN}$	—	3.0	4.0	pF	<a href="#">Note 2</a>
OEN Switching On Time	$t_{OEN}$	—	240	300	$\mu s$	50% OEN rise to TX ready, <a href="#">Note 2</a>
OEN Switching Off Time		—	0.4	—	$\mu s$	50% OEN fall to TX all output FETs on HV rails are off, <a href="#">Note 1</a>
MODE Switching On Time	$t_{MODE}$	—	2	2.4	$\mu s$	50% Mode edge to the TX logic ready. Not including $V_{PP2}/V_{NN2}$ decoupling capacitors recharging time, <a href="#">Note 2</a>
MODE Switching Off Time		—	2	2.4	$\mu s$	
<b>Thermal protection <math>OTP_N</math> &amp; 5UVLO</b>						
$OTP_N$ Output Maximum Pull-Up	$V_{OH}$	—	—	5.25	V	—
$OTP_N$ Output Low Maximum Voltage	$V_{OL}$	—	0	0.1	V	at 100 $\mu A$
		—	0.1	0.4	V	at 4.0 mA
$OTP_N$ Output High Current	$I_{OFF}$	—	0.3	10	$\mu A$	0 to 125°C, at 5.25V pull-up, <a href="#">Note 1</a>
Thermal Shutdown Trip Point	$T_{TRIP}$	126	142	158	°C	$OTP_N = 0$ when thermal shutdown occurs, <a href="#">Note 1</a>
Thermal Shutdown Hysteresis	$T_{HYS}$	—	48	—	°C	

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
$V_{DD}$ UVLO OK Voltage	$V_{DDUVON}$	4.0	4.2	4.3	V	—
$V_{DD}$ UVLO Trip Voltage	$V_{DDUVOFF}$	3.7	3.78	3.9		
$V_{LL}$ UVLO OK Voltage	$V_{LLUVON}$	1.7	1.76	1.9		
$V_{LL}$ UVLO Trip Voltage	$V_{LLUVOFF}$	1.5	1.62	1.7		
$V_{POS}$ UVLO OK Voltage	$V_{POSUUVON}$	$0.7 \times V_{POS}$	$0.8 \times V_{POS}$	$0.9 \times V_{POS}$	V	<a href="#">Note 1</a>
$V_{POS}$ UVLO Trip Voltage	$V_{POSUVOFF}$	$0.63 \times V_{POS}$	$0.73 \times V_{POS}$	$0.83 \times V_{POS}$		
$V_{NEG}$ UVLO OK Voltage	$V_{NEGUUVON}$	$0.7 \times V_{NEG}$	$0.8 \times V_{NEG}$	$0.9 \times V_{NEG}$		
$V_{NEG}$ UVLO Trip Voltage	$V_{NEGUVOFF}$	$0.63 \times V_{NEG}$	$0.73 \times V_{NEG}$	$0.83 \times V_{NEG}$		
$V_{PF0}$ UVLO OK Voltage	$V_{PF0UVON}$	$0.7 \times V_{PF0}$	$0.8 \times V_{PF0}$	$0.9 \times V_{PF0}$	V	<a href="#">Note 1</a>
$V_{PF0}$ UVLO Trip Voltage	$V_{PF0UVOFF}$	$0.63 \times V_{PF0}$	$0.73 \times V_{PF0}$	$0.83 \times V_{PF0}$		
$V_{NF0}$ UVLO OK Voltage	$V_{NF0UVON}$	$0.7 \times V_{NF0}$	$0.8 \times V_{NF0}$	$0.9 \times V_{NF0}$		
$V_{NF0}$ UVLO Trip Voltage	$V_{NF0UVOFF}$	$0.63 \times V_{NF0}$	$0.73 \times V_{NF0}$	$0.83 \times V_{NF0}$		
$V_{PF1}$ UVLO OK Voltage	$V_{PF1UVON}$	$0.7 \times V_{PF1}$	$0.8 \times V_{PF1}$	$0.9 \times V_{PF1}$	V	<a href="#">Note 1</a>
$V_{PF1}$ UVLO Trip Voltage	$V_{PF1UVOFF}$	$0.63 \times V_{PF1}$	$0.73 \times V_{PF1}$	$0.83 \times V_{PF1}$		
$V_{NF1}$ UVLO OK Voltage	$V_{NF1UVON}$	$0.7 \times V_{NF1}$	$0.8 \times V_{NF1}$	$0.9 \times V_{NF1}$		
$V_{NF1}$ UVLO Trip Voltage	$V_{NF1UVOFF}$	$0.63 \times V_{NF1}$	$0.73 \times V_{NF1}$	$0.83 \times V_{NF1}$		
$V_{PF2}$ UVLO OK Voltage	$V_{PF2UVON}$	$0.7 \times V_{PF2}$	$0.8 \times V_{PF2}$	$0.9 \times V_{PF2}$	V	<a href="#">Note 1</a>
$V_{PF2}$ UVLO Trip Voltage	$V_{PF2UVOFF}$	$0.63 \times V_{PF2}$	$0.73 \times V_{PF2}$	$0.83 \times V_{PF2}$		
$V_{NF2}$ UVLO OK Voltage	$V_{NF2UVON}$	$0.7 \times V_{NF2}$	$0.8 \times V_{NF2}$	$0.9 \times V_{NF2}$		
$V_{NF2}$ UVLO Trip Voltage	$V_{NF2UVOFF}$	$0.63 \times V_{NF2}$	$0.73 \times V_{NF2}$	$0.83 \times V_{NF2}$		

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
<b>TX Output &amp; Switch Timing Characteristics</b>						
Second Harmonic Distortion	HD2	—	-40	—	dB	HD2, test conditions: 2-waveform of $0^\circ$ and $180^\circ$ sine-cycle 5.0 MHz, $V_{PP0}/V_{NN0} = \pm 60V$ launched in 100 $\mu s$ apart, with load of 220 pF//1 k $\Omega$ . All these tr, tf and td values are also at $V_{PP0}/V_{NN0} = \pm 60V$ , 220 pF//1 k $\Omega$ , <a href="#">Note 1</a>
Output Rise Time from 0V to $V_{PP0}$	$t_{r1}$	—	14	16.5	ns	
Output Fall Time from 0V to $V_{NN0}$	$t_{f1}$	—	13	16.5		
Output Rise Time from $V_{NN0}$ to $V_{PP0}$	$t_{r2}$	—	18	21		
Output Fall Time from $V_{PP0}$ to $V_{NN0}$	$t_{f2}$	—	18	21		
Output Rise Time from $V_{NN0}$ to 0V	$t_{r3}$	—	13.5	17		
Output Fall Time from $V_{PP0}$ to 0V	$t_{f3}$	—	13.5	17		
Propagation Delay Rise Time 1	$t_{dr1}$	—	18	21		
Propagation Delay Fall Time 1	$t_{df1}$	—	18	21		
Propagation Delay Rise Time 2	$t_{dr2}$	—	19	21.5		
Propagation Delay Fall Time 2	$t_{df2}$	—	19	21.5		
Propagation Delay Rise Time 3	$t_{dr3}$	—	18	21		
Propagation Delay Fall Time 3	$t_{df3}$	—	18	21		

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Output Rise Time from 0V to $V_{PP1}$	$t_{r4}$	—	10.5	13	ns	All the $t_r$ , $t_f$ , $t_d$ values, at $V_{PP1}/V_{NN1} = \pm 60V$ , 220 pF//1kΩ <a href="#">Note 1</a>
Output Fall Time from 0V to $V_{NN1}$	$t_{f4}$	—	9.5	13		
Output Rise Time from $V_{NN1}$ to $V_{PP1}$	$t_{r5}$	—	16	20		
Output Fall Time from $V_{PP1}$ to $V_{NN1}$	$t_{f5}$	—	15.5	20		
Output Rise Time from $V_{NN1}$ to 0V	$t_{r6}$	—	10.5	15		
Output Fall Time from $V_{PP1}$ to 0V	$t_{f6}$	—	11	15		
Propagation Delay Rise Time 4	$t_{dr4}$	—	19	21		
Propagation Delay Fall Time 4	$t_{df4}$	—	18.5	21		
Propagation Delay Rise Time 5	$t_{dr5}$	—	19.5	21.5		
Propagation Delay Fall Time 5	$t_{df5}$	—	19.5	21.5		
Propagation Delay Rise Time 6	$t_{dr6}$	—	18.5	21		
Propagation Delay Fall Time 6	$t_{df6}$	—	18.5	21		

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Output Rise Time from 0V to $V_{PP2}$	$t_{r7}$	—	11	13.5	ns	All the tr, tf, td values, at $V_{PP2}/V_{NN2} = \pm 60V$ , 220 pF//1kΩ <a href="#">Note 1</a>
Output Fall Time from 0V to $V_{NN2}$	$t_{f7}$	—	10	13.5		
Output Rise Time from $V_{NN2}$ to $V_{PP2}$	$t_{r8}$	—	16	21		
Output Fall Time from $V_{PP2}$ to $V_{NN2}$	$t_{f8}$	—	16	21		
Output Rise Time from $V_{NN2}$ to 0V	$t_{r9}$	—	10.5	15		
Output Fall Time from $V_{PP2}$ to 0V	$t_{f9}$	—	11	15		
Propagation Delay Rise Time 7	$t_{dr7}$	—	19	21.5		
Propagation Delay Fall Time 7	$t_{df7}$	—	18.5	21.5		
Propagation Delay Rise Time 8	$t_{dr8}$	—	19.5	22		
Propagation Delay Fall Time 8	$t_{df8}$	—	19.5	22	ns	P to N, channel-to-channel matching in IC, <a href="#">Note 1</a>
Propagation Delay Rise Time 9	$t_{dr9}$	—	18.5	20.5		
Propagation Delay Fall Time 9	$t_{df9}$	—	18.5	20.5		
Delay Time Matching with SLB = 0, SLA = 0	$\Delta t_{d1}$	—	0.5	2.5		
Delay Time Matching with SLB = 0, SLA = 1	$\Delta t_{d2}$	—	0.5	2.5	ns	
Delay Time Matching with SLB = 1, SLA = 0	$\Delta t_{d3}$	—	0.5	2.5	ns	

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
RTZSW Switch On Delay Time	$t_{RTZSW}$	95	106	120	ns	<a href="#">Note 1</a>
RTZSW Switch Off Delay Time		95	108	120	ns	
RX Damp Switch On Delay Time	$t_{RXDMP}$	6	17	28	ns	<a href="#">Note 1</a>
RX Damp Switch Off Delay Time		80	91	100	ns	
TRSW and LVSW Switch Off Delay Time	$t_{LVSW}$	135	160	185	ns	<a href="#">Note 1</a>
TRSW and LVSW Switch On Delay Time TLV<1:0> = 00		485	515	545	ns	
TRSW and LVSW Switch On Delay Time TLV<1:0> = 01		560	597	635	ns	
TRSW and LVSW Switch On Delay Time TLV<1:0> = 10		635	680	735	ns	
TRSW and LVSW Switch On Delay Time TLV<1:0> = 11		715	763	815	ns	
Output Maximum Frequency Range	$f_{OUT}$	—	20	28	MHz	100Ω resistor load, <a href="#">Note 1</a>
Clock Time Low	$t_{CLK\_LO}$	2.0	—	100	ns	CLK input must have at least one pulse POS and NEG inputs are not zero. Inputs must be returned to zero before stopping the clock, <a href="#">Note 2</a>
Clock Time High	$t_{CLK\_HI}$	2.0	—	100		
Clock Recognition Time	$t_{CLK\_REC}$	2.0	—	—		
Clock Release Time	$t_{CLK\_RLS}$	200	430	600		
<b>LVCMOS25 Single-Ended Clock Input, DCLKEN = 0</b>						
Clock Input Frequency Range	$F_{CLK}$	10	160	180	MHz	<a href="#">Note 1</a>
Logic Input High Voltage	$V_{IH}$	$0.8 V_{LL}$	—	$V_{LL}$	V	—
Logic Input Low Voltage	$V_{IL}$	0	—	$0.2 V_{LL}$	V	—
Clock Input Rise/fall Time	$t_{rf}$	—	0.5	5.0	ns	<a href="#">Note 2</a>
Set-up Time POS/NEG to CLK	$t_{su}$	2.0	—	—	ns	<a href="#">Note 2</a>
Hold Time CLK to POS/NEG	$t_H$	1.0	—	—	ns	<a href="#">Note 2</a>
<b>Differential Clock Input, DCLKEN = 1, with Differential Clock driver's <math>V_{CC} = 1.8V</math></b>						

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

**Electrical specifications:**  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , MODE = 0, OEN = REN = 1,  $T_A = 25^\circ C$ .

Parameter	Sym.	Min.	Typ.	Max.	Unit	Conditions
Clock Input Frequency Range	$F_{CLK}$	10	200	220	MHz	<a href="#">Note 1</a>
Differential Sensitivity	$V_{SNS}$	300	400	—	mVp-p	at 160 MHz, <a href="#">Note 2</a>
AC Common-Mode Voltage	$V_{CMAC}$	—	1.25	—	V	AC coupled, <a href="#">Note 2</a>
DC Common-Mode Voltage	$V_{CMDC}$	1.0	—	1.4	V	DC coupled, <a href="#">Note 2</a>
CLK Input Offset Voltage	$V_{OFFSET}$	—	37	—	mV	<a href="#">Note 2</a>
CLK Input Differential Resistance	$R_{IN\_CLK}$	—	21	—	kΩ	<a href="#">Note 2</a>
CLK Input Common Resistance		—	4.8	—	kΩ	<a href="#">Note 2</a>
CLK Input Capacitance	$C_{IN\_CLK}$	—	4.0	—	pF	<a href="#">Note 2</a>

### TRSW & RXDMP Switching Spike Voltages

TRSW Turn On Spike Voltage at TX Pins	$V_{TRSW\_ON}$	—	130	150	mVp-p	$TX_{(ch)}$ 50Ω load to GND, <a href="#">Note 2</a>
TRSW Turn Off Spike Voltage at TX Pins	$V_{TRSW\_OFF}$	—	130	150		
RXDMP Turn On Spike Voltage at RX Pins	$V_{RXD-MP\_ON}$	—	130	150		
RXDMP Turn Off Spike Voltage at RX Pins	$V_{RXD-MP\_OFF}$	—	130	150		

**Note 1:** Characterized only; not 100% tested in production.

**2:** Design guidance only.

## TEMPERATURE CHARACTERISTICS

Unless otherwise indicated, all parameters apply with  $V_{LL} = +2.5V$ ,  $V_{DD} = +5.0V$ ,  $V_{PP0} = +80V$ ,  $V_{NN0} = -80V$ ,  $V_{PP1,2} = +60V$ ,  $V_{NN1,2} = -60V$ ,  $V_{GP} = +10V$ ,  $V_{GN} = -10V$ ,  $V_{SUB} = 0V$ , OEN = REN = 1

Parameters	Sym.	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Ranges</b>						
Operating Ambient Temperature Range	$T_A$	0	—	85	°C	—
Storage Temperature Range	$T_S$	-55	—	150	°C	—
Maximum Junction Temperature	$T_J$	—	—	130	°C	—
<b>Thermal Package Resistances (206L 12 mm x 12 mm TFBGA)</b>						
Junction-to-Ambient Thermal Resistance	$\theta_{JA}$	—	16	—	°C/W	—
Junction-to-Board Thermal Resistance	$\theta_{JB}$	—	3.5	—	°C/W	—
Junction-to-Case Top Thermal Resistance	$\theta_{JC}$	—	2.0	—	°C/W	—

# HV7322

**TABLE 1-1: INPUT OUTPUT LOGIC TRUTH TABLE**

Function	$OTP_N$	Logic Inputs (No-Re-timing)							Tx Output	RTZSW & TRSW	LVSW	RXDMP
		OEN	MODE	CWEN	SLB	SLA	NEG	POS				
7-Level Mode <sup>(1)</sup>	1	1	0	0	0	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	0	0	0	1	$V_{PP0}$	OFF	OFF	ON
	1	1	0	0	0	0	1	0	$V_{NN0}$	OFF	OFF	ON
	1	1	0	0	0	0	1	1	RTZ+	ON	ON	OFF
	1	1	0	0	0	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	0	1	0	1	$V_{PP1}$	OFF	OFF	ON
	1	1	0	0	0	1	1	0	$V_{NN1}$	OFF	OFF	ON
	1	1	0	0	0	1	1	1	Hi-Z	OFF	OFF	ON
	1	1	0	0	1	0	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	1	0	0	1	$V_{PP2}$	OFF	OFF	ON
	1	1	0	0	1	0	1	0	$V_{NN2}$	OFF	OFF	ON
	1	1	0	0	1	0	1	1	RTZ+	ON	ON	OFF
	1	1	0	0	1	1	0	0	RTZ	OFF	OFF	ON
	1	1	0	0	1	1	0	1	$V_{PP2}$	OFF	OFF	ON
	1	1	0	0	1	1	1	0	$V_{NN2}$	OFF	OFF	ON
	1	1	0	0	1	1	1	1	RTZ+	ON	ON	OFF
True 5-Level Mode <sup>(1)</sup>	1	1	1	0	0	0	0	0	RTZ	OFF	OFF	ON
	1	1	1	0	0	0	0	1	$V_{PP0}$	OFF	OFF	ON
	1	1	1	0	0	0	1	0	$V_{NN0}$	OFF	OFF	ON
	1	1	1	0	0	0	1	1	RTZ+	ON	ON	OFF
	1	1	1	0	0	1	0	0	RTZ	OFF	OFF	ON
	1	1	1	0	0	1	0	1	$V_{PP1}$	OFF	OFF	ON
	1	1	1	0	0	1	1	0	$V_{NN1}$	OFF	OFF	ON
	1	1	1	0	0	1	1	1	Hi-Z	OFF	OFF	ON
	1	1	1	0	1	0	0	0	Hi-Z	OFF	OFF	ON
	1	1	1	0	1	0	0	1				
	1	1	1	0	1	0	1	0				
	1	1	1	0	1	0	1	1				
	1	1	1	0	1	1	0	0				
	1	1	1	0	1	1	1	1				
	1	1	1	0	1	1	1	0				
	1	1	1	0	1	1	1	1				
	1	1	1	0	1	1	1	1				
	1	1	1	0	1	1	1	1				
Not Recommended	1	1	x	1	0	0	0	0	RTZ	OFF	OFF	ON
	1	1	x	1	0	0	0	1	$V_{PP0}$	OFF	OFF	ON
	1	1	x	1	0	0	1	0	$V_{NN0}$	OFF	OFF	ON
	1	1	x	1	0	0	1	1	RTZ+	ON	ON	OFF

**Note 1:** In B-Mode, the low-duty cycle must be used, due to the IC power dissipation limit.

**2:** In CW-Mode, the MOSFET transistors of  $V_{PP1}/V_{NN1}$  voltage must be  $\leq \pm 8V$ . Nothing other than SLB = 0 and SLA = 1 logic input status listed in above table should be used, due to the power dissipation limit.

**3:** When the TX output is in RTZ+ state, the channel is in receiving mode (RTZ+).

**4:** When the TX output is in Hi-Z state, all output MOSFET transistors are OFF.

**5:** In the Re-Timing mode, SLA, SLB, NEG and POS inputs are latched-in at CLKP rising edge. The single-ended clock or the CLKP and CLKN are crossing points if the re-timing clock inputs are in differential configuration.

**TABLE 1-1: INPUT OUTPUT LOGIC TRUTH TABLE (CONTINUED)**

Function	OTP <sub>N</sub>	Logic Inputs (No-Re-timing)							Tx Output	RTZSW & TRSW	LVSW	RXDMP
		OEN	MODE	CWEN	SLB	SLA	NEG	POS				
CW-Mode <sup>(2)</sup>	1	1	x	1	0	1	0	0	RTZ	OFF	OFF	ON
	1	1	x	1	0	1	0	1	V <sub>PP1</sub>	OFF	OFF	ON
	1	1	x	1	0	1	1	0	V <sub>NN1</sub>	OFF	OFF	ON
	1	1	x	1	0	1	1	1	Hi-Z	OFF	OFF	ON
Not Recommended	1	1	x	1	1	0	0	0	RTZ	OFF	OFF	ON
	1	1	x	1	1	0	0	1	V <sub>PP2</sub>	OFF	OFF	ON
	1	1	x	1	1	0	1	0	V <sub>NN2</sub>	OFF	OFF	ON
	1	1	x	1	1	0	1	1	RTZ+	ON	ON	OFF
	1	1	x	1	1	1	0	0	RTZ	OFF	OFF	ON
	1	1	x	1	1	1	0	1	V <sub>PP2</sub>	OFF	OFF	ON
	1	1	x	1	1	1	1	0	V <sub>NN2</sub>	OFF	OFF	ON
	1	1	x	1	1	1	1	1	RTZ+	ON	ON	OFF
Device Disabled	x	0	x	x	x	x	x	x	Hi-Z	OFF	OFF	ON
Thermal Protection Activated	0	x	x	x	x	x	x	x	Hi-Z	OFF	OFF	ON

**Note 1:** In B-Mode, the low-duty cycle must be used, due to the IC power dissipation limit.

**2:** In CW-Mode, the MOSFET transistors of V<sub>PP1</sub>/V<sub>NN1</sub> voltage must be  $\leq \pm 8V$ . Nothing other than SLB = 0 and SLA = 1 logic input status listed in above table should be used, due to the power dissipation limit.

**3:** When the TX output is in RTZ+ state, the channel is in receiving mode (RTZ+).

**4:** When the TX output is in Hi-Z state, all output MOSFET transistors are OFF.


**5:** In the Re-Timing mode, SLA, SLB, NEG and POS inputs are latched-in at CLKP rising edge. The single-ended clock or the CLKP and CLKN are crossing points if the re-timing clock inputs are in differential configuration.

# HV7322


## 1.1 Typical Timing Diagrams

Figure 1-1 displays the logic inputs of the TX output timing-delay and the TX high-voltage pulses output slew-rates timing parameters of the HV7322 device.

Figure 1-2 displays the logic inputs of the RTZSW, TRSW and RXDMP switches timing-delay parameters of the HV7322 device.




**Figure A**



**Figure B**

**FIGURE 1-1:** Logic Input and TX Output Timing Diagram.



**FIGURE 1-2:** True 5-Level TX and Switches Timing Diagram (CWEN = 0).




FIGURE 1-3: 7-Level TX and Switches Timing Diagram (CWEN = 0).




FIGURE 1-4: CW TX Waveform Timing Diagram (CWEN = 1).

# HV7322

## 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1:  $I_{LLQ}$  vs. Temperature.




FIGURE 2-4:  $I_{GN5}$  vs. Temperature.




FIGURE 2-2:  $I_{DDQ}$  vs. Temperature.




FIGURE 2-5: TX Output Pulse  
Cancellation FFT, using  $V_{NN0}$  and  $V_{PP0}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.




FIGURE 2-3:  $I_{GP5}$  vs. Temperature.







FIGURE 2-6: TX Output Pulse  
Cancellation, using  $V_{NN0}$  and  $V_{PP0}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.




**FIGURE 2-7:** TX Output Pulse  
Cancellation FFT, using  $V_{NN1}$  and  $V_{PP1}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.



**FIGURE 2-9:** TX Output Pulse  
Cancellation FFT, using  $V_{NN2}$  and  $V_{PP2}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.



**FIGURE 2-8:** TX Output Pulse  
Cancellation, using  $V_{NN1}$  and  $V_{PP1}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.



**FIGURE 2-10:** TX Output Pulse  
Cancellation, using  $V_{NN2}$  and  $V_{PP2}$ , 1-Cycle  
5 MHz with 220 pF//1 k $\Omega$  Load.

# HV7322

---

---

## NOTES:

### 3.0 PIN DESCRIPTIONS

Table 3-1 lists the descriptions of the pins.

**TABLE 3-1: PIN FUNCTION TABLE**

Pin	Symbol	Description
A4, B2, D2, F2, N2, R2, U2, V4	SLA<0:7>	Selects $V_{PP0}/V_{NN0}$ or $V_{PP1}/V_{NN1}$ high-voltage rails. See <a href="#">Table 1-1</a> .
A5, C2, E2, G2, M2, P2, T2, V5	SLB<0:7>	Selects $V_{PP2}/V_{NN2}$ high-voltage rails. See <a href="#">Table 1-1</a> .
A3, C1, E1, G1, M1, P1, T1, V3	NEG<0:7>	Turns ON and OFF the corresponding output N-channel MOSFET. See <a href="#">Table 1-1</a> .
A2, B1, D1, F1, N1, R1, U1, V2	POS<0:7>	Turns ON and OFF the corresponding output P-channel MOSFET. See <a href="#">Table 1-1</a> .
L1	DCLKEN	Logic input pin. When DCLKEN = 1, the CLKP/CLKN is set as Differential Clock type of inputs. When DCLKEN = 0, the CLKP/CLKN is set as LVCMOS single-ended clock input. Turning ON the Differential Clock function will result in the device consuming more power on $V_{LL}$ .
H1	OEN	Output enable logic input pin. When OEN = $V_{LL}$ , the transmitter outputs are enabled. When OEN = 0, the transmitter outputs are disabled.
U3, U4	IM<1:0>	Logic input pins for $V_{PP1}/V_{NN1}$ output current, for all channels.
U5	CWEN	Logic input pins for TX mode control. CWEN = 0 B-Mode, CWEN = 1 CWD Mode.
B3, B4	TLV<1:0>	Logic input pins for $t_{LVSW(ON)}$ delay time selecting, for all channels.
J1, K1	CLKP CLKN	Differential/LVCMOS input clock. The inputs POS, NEG, SLA and SLB are aligned to the rising edge of the CLKP input clock signal. When the CLKP input is driven by LVCMOS, CLKN = DCLKEN = 0 permanently. When CLKP = CLKN = 0, the synchronization function is set to OFF and the internal retiming registers is bypassed. When DCLKEN = 1, CLKP/CLKN is internally self-biased and is be driven differentially through AC couples. An $100\Omega$ Differential line termination resistor needs to be connected between the two pins.
A1, E5, F5, G5, H4, H5, J4, J5, K4, K5, L5, M5, N5, P5, V1	GND	Ground, 0V, input logic reference is low and the return ground of $V_{LL}$ and $V_{DD}$ .
J2	$V_{LL}$	Input logic power supply pin.
H2	REN	Enable pin for the built-in voltage regulators. When REN = $V_{LL}$ , all the regulators are ON. When REN = 0, all the regulator are OFF.
B5	OTP <sub>N</sub>	Temperature sensor open drain output. When OTP <sub>N</sub> = 0, the over temperature is detected. When the over temperature is detected, all outputs are in Hi-Z state, regardless of the input logic control.
A6, V6	$V_{DD}$	Level translator supply voltage, +5V, bypass capacitor, 2 $\mu$ F, 10V to GND per pin.
B6	$V_{GN}$	-10V supply pin for the linear regulator.
U6	$V_{GP}$	+10V supply pin for the linear regulator.
A13, B13, E12, F12, J12, K12, N12, P12, U13, V13	$V_{PP0}$	Positive high-voltage supply pin. $V_{PP0}$ must be equal to or more positive than $V_{PP1}$ or $V_{PP2}$ .