imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Four-Channel, High Speed, ±65V 750mA Ultrasound Pulser

Features

- HVCMOS technology for high performance
- High density integration ultrasound transmitter
- 0 to ±65V output voltage
- ▶ ±750mA source and sink current in Pulse mode
- ±110mA source and sink current in CW mode
- Up to 20MHz operating frequency
- Matched delay times
- 1.2 to 5.0V CMOS logic interface
- Built-in output drain bleed resistors

Application


- Portable medical ultrasound imaging
- Piezoelectric transducer drivers
- NDT ultrasound transmission
- Pulse waveform generator

General Description

The Supertex HV738 is a four-channel, monolithic, high voltage, high speed pulse generator. It is designed for portable medical ultrasound applications. This high voltage and high speed integrated circuit can also be used for piezoelectric, capacitive or MEMS sensing in ultrasonic nondestructive detection and sonar ranger applications.

The HV738 consists of a controller logic interface circuit, level translators, MOSFET gate drivers and high power P-channel and N-channel MOSFETs as the output stage for each channel.

The output stages of each channel are designed to provide peak output currents over $\pm 1.1A$ for pulsing, when in mode 4, with up to ± 65 volt swings. When in mode 1, all the output stages drop the peak current to ± 140 mA for low-voltage CW mode operation to decrease the power consumption of the IC. The P and N type of power FETs gate drivers are supplied by two floating 8.0VDC power supplies referenced to VPP and VNN. This direct coupling topology of the gate drivers not only eliminates two high voltage capacitors per channel, but also makes the PCB layout easier.



Typical Application Circuit

Ordering Information

| Device | 48-Lead QFN 7.00x7.00mm body 1.00mm height (max) 0.50mm pitch |
|--------|--|
| HV738 | HV738K6-G |



-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings


| Parameter | Value |
|--|----------------|
| V _{ss} , Power supply reference | 0V |
| V _{LL} , Positive logic supply | -0.5V to +7V |
| $V_{\mbox{\tiny DD}},$ Positive logic and level translator supply | -0.5V to +14V |
| $(V_{PP} - V_{PF})$ Positive floating gate drive supply | -0.5V to +14V |
| $(V_{NF} - V_{NN})$ Negative gate floating drive supply | -0.5V to +14V |
| $(V_{PP}-V_{NN})$ Differential high voltage supply | +140V |
| $V_{_{PP}}$, High voltage positive supply | -0.5V to +70V |
| $V_{_{NN}}$, High voltage negative supply | +0.5V to -70V |
| OTP, Over Temperature Protection output | -0.5V to +7V |
| All logic input PIN_x , NIN_x and EN voltages | -0.5V to +7V |
| $(V_{SUB} - V_{SS})$ Substrate to V_{SS} voltage difference | +140V |
| $(V_{PP} - TXP_{X}) V_{PP}$ to TXP_{X} voltage difference | +140V |
| $(V_{SUB}^{-} TXP_{X})$ Substrate to TXP_{X} voltage difference | +140V |
| $({\rm TXN_{X}}{\rm -V_{NN}}$) ${\rm TXN_{X}}$ to ${\rm V_{NN}}$ voltage difference | +140V |
| Operating temperature | -40°C to 125°C |
| Storage temperature | -65°C to 150°C |
| Thermal resistance, $\theta_{_{JA}}$ | 29°C/W |
| Thermal resistance, θ_{JC} (Junction to thermal pad) | 0.5°C/W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Power-Up Sequence

| Step | Description | | | | | | |
|------|---|--|--|--|--|--|--|
| 1 | V _{SUB} | | | | | | |
| 2 | V_{LL} with logic signal low | | | | | | |
| 3 | V _{DD} | | | | | | |
| 4 | $(V_{_{\rm PP}} - V_{_{\rm PF}})$ and $(V_{_{\rm NF}} - V_{_{\rm NN}})$ | | | | | | |
| 5 | $V_{_{PP}}$ and $V_{_{NN}}$ | | | | | | |
| 6 | Logic control signals | | | | | | |

Pin Configuration



Package Marking

| • HV738K6 | L = Lot Number YY = Year Sealed |
|--------------|------------------------------------|
| LLLLLLLL | WW = Week Sealed |
| YYWW | A = Assembler ID |
| | C = Country of Origin |
| | = "Green" Packaging |

Package may or may not include the following marks: Si or 🎲

48-Lead QFN

Power-Down Sequence

| Step | Description |
|------|---|
| 1 | All logic signals go to low |
| 2 | $V_{_{PP}}$ and $V_{_{NN}}$ |
| 3 | $(V_{_{\rm PP}} - V_{_{\rm PF}})$ and $(V_{_{\rm NF}} - V_{_{\rm NN}})$ |
| 4 | V _{DD} |
| 5 | V _{LL} |
| 6 | V _{SUB} |

HV738

Operating Supply Voltages and Current (4 Channel Active) (Operating conditions, unless otherwise specified, $V_{ss} = 0V$, $V_{LL} = +2.5V$, $V_{DD} = +8V$, $V_{PP} - V_{PF} = +8V$, $V_{NN} - V_{NF} = -8V$, $V_{PP} = +65V$, $V_{NN} = -65V$, $T_{A} = 25^{\circ}C$)

| Sym | Parameter | Min | Тур | Max | Units | Conditions | |
|---------------------|--|------------------------|------------------------|------------------------|-------|--|--|
| V | Logic voltage reference | 1.2 | 2.5 | 5.0 | V | | |
| V _{DD} | Internal voltage supply | 7.5 | 8.0 | 10 | V | | |
| V_{PF} | Positive gate driver supply | (V _{PP} -10) | (V _{PP} -8.0) | (V _{PP} -7.5) | V | Electing driver veltage eupplice | |
| V _{NF} | Negative gate drive supply | (V _{NN} +7.5) | (V _{NN} +8.0) | (V _{NN} +10) | V | Floating driver voltage supplies. | |
| V_{SUB} | IC substrate voltage | V _{DD} | V _{PP} | +65 | V | Must be the most positive potential of the IC. | |
| V _{PP} | Positive HV supply | 0 | - | +65 | V | | |
| V _{NN} | Negative HV supply | -65 | - | 0 | V | | |
| SR _{MAX} | Slew rate limit of $V_{_{PP}}$, $V_{_{NN}}$ | - | - | 25 | V/µs | Built-in slew rate detection protec- tion. | |
| I _{LL} | V_{LL} Current EN = Low | - | 35 | 120 | μA | | |
| I _{DDQ} | V_{DD} Current EN = Low | - | 10 | - | μA | | |
| I _{DDEN} | V_{DD} Current EN = High | - | 0.75 | 2.0 | mA | f = 0MHz | |
| I _{DDEN} | V_{DD} Current MODE = 4 | - | 2.0 | - | mA | f = 5.0MHz, continuous, no loads | |
| | V_{DD} Current MODE = 1 | - | 5.0 | - | mA | | |
| I _{PPQ} | V_{PP} Current EN = Low | - | 10 | 20 | μA | f = 0MHz | |
| I _{PPEN} | V_{PP} Current MODE = 4 | - | 200 | - | mA | f = 5.0MHz, continuous, no loads | |
| I _{PPENCW} | V_{PP} Current MODE = 1 | - | 140 | - | mA | | |
| I _{NNQ} | $V_{_{NN}}$ Current EN = Low | - | 10 | 20 | μA | f = 0MHz | |
| I _{NNEN} | $V_{_{NN}}$ Current MODE = 4 | - | 170 | - | mA | f = 5 0MHz continuous no loodo | |
| I _{NNENCW} | $V_{_{NN}}$ Current MODE = 1 | - | 140 | - | mA | f = 5.0MHz, continuous, no loads | |
| l _{PFQ} | V _{PF} Current EN = Low | - | 8.0 | 20 | μA | f = 0MHz | |
| I _{PFEN} | V_{PF} Current MODE = 4 | - | 30 | - | mA | f = 5 0MHz, continuous, no locdo | |
| I PFENCW | V_{PF} Current MODE = 1 | - | 10 | - | mA | f = 5.0MHz, continuous, no loads | |
| I _{NFQ} | V _{NF} Current EN = Low | - | 10 | 20 | μA | f = 0MHz | |
| I _{NFEN} | V_{NF} Current MODE = 4 | - | 12 | - | mA | f = 5 0MHz, continuous, no loodo | |
| I _{NFENCW} | V _{NF} Current MODE = 1 | - | 5.0 | - | mA | f = 5.0MHz, continuous, no loads | |

Under Voltage and Over Temperature Protection

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|----------------------|-----------------------------------|-----|-----|-----|-------|--|
| V _{PULL_UP} | Open drain pull-up voltage | - | - | 5.0 | V | |
| VUVDD | V _{DD} threshold | 3.5 | - | 6.5 | V | |
| V _{UVLL} | V_{LL} threshold | 0.7 | - | 1.0 | V | |
| VUVVF | V_{PF} , V_{NF} threshold | 3.5 | - | 6.5 | V | |
| V _{ol_otp} | OTP flag output low voltage | - | - | 1.0 | V | V_{LL} = 2.5V, OTP = Active, $I_{PULL_{UP}}$ = 1.0mA. |
| I _{OTP} | Max. open drain output current | - | 1.0 | - | mA | |
| T _{OTP} | Over temperature threshold | 95 | 110 | 125 | °C | If over temperature occurred, OTP |
| T _{HYS} | OTP output reset hysteresis | - | 7.0 | - | | low and all TX outputs will be HiZ. |

DC Electrical Characteristics

 $(Operating \ conditions, \ unless \ otherwise \ specified, \ V_{_{SS}} = 0V, \ V_{_{LL}} = +2.5V, \ V_{_{DD}} = +8V, \ V_{_{PP}} - V_{_{PF}} = +8V, \ V_{_{NN}} - V_{_{NF}} = -8V, \ V_{_{PP}} = +65V, \ V_{_{NN}} = -65V, \ T_{_{A}} = 25^{\circ}C)$

Output P-Channel MOSFET, TXP (Mode 4) Parameter Units Conditions Sym Min Тур Max Output saturation current 1.2 А I_{OUT} 0.75 _ ___ R Channel resistance _ 13 Ω I_{sp} = 100mA _ 50* V_{DS} = 25V, f = 1.0MHz Output capacitance pF C_{oss} -_

Output N-Channel MOSFET, TXN (Mode 4)

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|------------------|---------------------------|------|------|-----|-------|-----------------------------------|
| I _{OUT} | Output saturation current | 0.75 | 1.1 | - | A | |
| R _{on} | Channel resistance | - | 12.5 | - | Ω | I _{sp} = 100mA |
| C _{oss} | Output capacitance | - | 20* | - | pF | V _{DS} = 25V, f = 1.0MHz |

MOSFET Drain Bleed Resistor

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|---------------------|-----------------------------|-----|-----|-----|-------|------------|
| R _{P/N1~4} | Output bleed resistance | 10 | 20 | 30 | kΩ | |
| P _{RO} | Bleed resistors power limit | - | - | 40 | mW | |

Logic Inputs

| Sym | Parameter | Min | Тур | Max | Units | Conditions |
|-----------------|--------------------------|------------------------|-----|------|-------|------------|
| V _{IH} | Input logic high voltage | (V _{LL} -0.4) | - | V | V | |
| V _{IL} | Input logic low voltage | 0 | - | 0.4 | V | |
| I _{IH} | Input logic high current | - | - | 10 | μA | |
| I | Input logic low current | -10 | - | - | μA | |
| C | Input logic capacitance | - | - | 5.0* | pF | |


AC Electrical Characteristics

(Operating conditions, unless otherwise specified, $V_{SS} = 0V$, $V_{LL} = +2.5V$, $V_{DD} = +8V$, $V_{PP} - V_{PF} = +8V$, $V_{NN} - V_{NF} = -8V$, $V_{PP} = +65V$, $V_{NN} = -65V$, $T_A = 25^{\circ}C$)

| Sym | Parameter | Min | Тур | Max | Units | Conditions | |
|---------------------------|------------------------------|-----|------|-----|-------|---|--|
| t, | Output rise time | - | 35 | - | ns | 330pF//2.5kΩ load | |
| t, | Output fall time | - | 43 | - | ns | 350pr//2.5K2 loau | |
| f _{оυт} | Output frequency range | - | - | 20 | MHz | | |
| HD2 | Second harmonic distortion | - | -35* | - | dB | 100Ω resistor load | |
| t _{en} | Enable time | - | 180 | 500 | μs | | |
| t _{DIS} | Disable time | - | 2.8 | 10 | μs | | |
| t _{dr} | Delay time on inputs rise | - | 22 | - | ns | 7.5Ω resistor load | |
| t _{df} | Delay time on inputs fall | - | 22 | - | ns | (see timing diagram) | |
| Δt_{DELAY} | Delay time matching | - | ±3.0 | - | ns | P to N, channel to channel | |
| t _{dm} | Delay on mode change | - | 2.5 | 10 | μs | 100Ω resistor load | |
| t | Delay jitter on rise or fall | - | 13* | - | ps | V_{PP}/V_{NN} = ±25V, input t _r 50% to HV _{OUT} t _r or t _f 50%, with 330pF//2.5kΩ load | |

* Guaranteed by design.

Switch AC Test Timing Diagram



Truth Table (All Modes)

| | Logic Inputs | Output | | |
|----|------------------|------------------|------------------|------------------|
| EN | PIN _x | NIN _x | TXP _x | TXN _x |
| 1 | 0 | 0 | OFF | OFF |
| 1 | 1 | 0 | ON | OFF |
| 1 | 0 | 1 | OFF | ON |
| 1 | 1 | 1 | ON [†] | ON [†] |
| 0 | Х | Х | OFF | OFF |

† Not allowed, may damage IC.

Drive Mode Control Table

| Mode | MC1 | MC0 | I _{sc} (A) | R _{ονΡ} (Ω) | R _{onr} (Ω) | |
|------|-----|-----|------------------------|-------------------------|-------------------------|--|
| 1 | 0 | 0 | 0.28 | 56.0 | 54.0 | |
| 2 | 0 | 1 | 0.38 | 41.0 | 39.5 | |
| 3 | 1 | 0 | 0.65 | 24.0 | 23.0 | |
| 4 | 1 | 1 | 1.20 | 13.0 | 12.5 | |

Notes:

1. $V_{PP}V_{NN} = +/-65V$, $V_{DD} = (V_{PP} - V_{PP}) = (V_{NF} - V_{NN}) = +8.0V$ 2. I_{SC} is current into 1.0 Ω to GND 3. R_{ON} calculated from V_{OUT} into 100 Ω load


Pin Description

| Pin # | Name | Function |
|-------|-----------------------|---|
| 1 | VDD | Positive internal voltage supply (+8.0V). |
| 2 | VSS | Power supply return (0V). |
| 3 | PIN1 | Input logic control of high voltage output P-FET of channel 1, Hi = on, Low = off. |
| 4 | NIN1 | Input logic control of high voltage output N-FET of channel 1, Hi = on, Low = off. |
| 5 | PIN2 | Input logic control of high voltage output P-FET of channel 2, Hi = on, Low = off. |
| 6 | NIN2 | Input logic control of high voltage output N-FET of channel 2, Hi = on, Low = off. |
| 7 | PIN3 | Input logic control of high voltage output P-FET of channel 3, Hi = on, Low = off. |
| 8 | NIN3 | Input logic control of high voltage output N-FET of channel 3, Hi = on, Low = off. |
| 9 | PIN4 | Input logic control of high voltage output P-FET of channel 4, Hi = on, Low = off. |
| 10 | NIN4 | Input logic control of high voltage output N-FET of channel 4, Hi = on, Low = off. |
| 11 | VSS | Power supply return (0V). |
| 12 | VDD | Positive internal voltage supply (+8.0V). |
| 13 | OTP | Over temperature protection output, open N-FET drain, active low if IC temperature >110°C. |
| 14 | MC1 | Output ourrent mode central nine, and Drive Mode Central Table |
| 15 | MC0 | Output current mode control pins, see Drive Mode Control Table. |
| 16 | Thermal Pad (VSUB) | Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally. |
| 17 | VPF | P-FET drive floating power supply, $(V_{PP} - V_{PF}) = +8.0V$. |

Pin Description (cont.)

| Pin # | Name | Function | | | | | | |
|-------|-----------------------|--|--|--|--|--|--|--|
| 18 | | | | | | | | |
| 19 | VPP | Positive high voltage power supply (+65V). | | | | | | |
| 20 | | | | | | | | |
| 21 | | | | | | | | |
| 22 | VNN | Negative high voltage power supply (-65V). | | | | | | |
| 23 | | | | | | | | |
| 24 | VNF | N-FET drive floating power supply, $(V_{NF} - V_{NN}) = +8.0V$. | | | | | | |
| 25 | Thermal Pad (VSUB) | Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally. | | | | | | |
| 26 | RGND | Bleed resistors common return ground. (Both pins must be used) | | | | | | |
| 27 | TXN4 | Output N-FET drain (open drain output) for channel 4. | | | | | | |
| 28 | TXP4 | Output P-FET drain (open drain output) for channel 4. | | | | | | |
| 29 | TXN3 | Output N-FET drain (open drain output) for channel 3. | | | | | | |
| 30 | TXP3 | Output P-FET drain (open drain output) for channel 3. | | | | | | |
| 31 | TXN2 | Output N-FET drain (open drain output) for channel 2. | | | | | | |
| 32 | TXP2 | Output P-FET drain (open drain output) for channel 2. | | | | | | |
| 33 | TXN1 | Output N-FET drain (open drain output) for channel 1. | | | | | | |
| 34 | TXP1 | Output P-FET drain (open drain output) for channel 1. | | | | | | |
| 35 | RGND | Bleed resistors common return ground. (Both pins must be used) | | | | | | |
| 36 | Thermal Pad (VSUB) | Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSU_B , the most positive potential of the IC externally. | | | | | | |
| 37 | VNF | N-FET drive floating power supply, $(V_{NF} - V_{NN}) = +8.0V$. | | | | | | |
| 38 | | | | | | | | |
| 39 | VNN | Negative high voltage power supply (-65V). | | | | | | |
| 40 | | | | | | | | |
| 41 | | | | | | | | |
| 42 | VPP | Positive high voltage power supply (+65V). | | | | | | |
| 43 | | | | | | | | |
| 44 | VPF | P-FET drive floating power supply, $(V_{PP} - V_{PF}) = +8.0V$. | | | | | | |
| 45 | Thermal Pad (VSUB) | Substrate of the IC, Substrate bottom is internally connected to the central thermal pad on the bottom of package. It must be connected to VSUB, the most positive potential of the IC externally. | | | | | | |
| 46 | EN | Chip power enable Hi = on, Low = off. | | | | | | |
| 47 | GREF | Logic Low reference, logic ground (0V). | | | | | | |
| 47 | | | | | | | | |

48-Lead QFN Package Outline (K6) 7.00x7.00mm body, 1.00mm height (max), 0.50mm pitch



Notes:

- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.

| Symb | ol | Α | A1 | A3 | b | D | D2 | E | E2 | е | L | L1 | θ |
|-------------------|-----|------|------|-------------|------|-------|------|-------|------|-------------|-------------------|------|-----------------|
| Dimension (mm) | MIN | 0.80 | 0.00 | 0.20 REF | 0.18 | 6.85* | 1.25 | 6.85* | 1.25 | 0.50 BSC | 0.30 ⁺ | 0.00 | 0 0 |
| | NOM | 0.90 | 0.02 | | 0.25 | 7.00 | - | 7.00 | - | | 0.40 [†] | - | - |
| | MAX | 1.00 | 0.05 | | 0.30 | 7.15* | 5.45 | 7.15* | 5.45 | | 0.50 [†] | 0.15 | 14 ⁰ |

JEDEC Registration MO-220, Variation VKKD-6, Issue K, June 2006.

* This dimension is not specified in the JEDEC drawing.

† This dimension differs from the JEDEC drawing.

Drawings are not to scale.

Supertex Doc.#: DSPD-48QFNK67X7P050, Version C041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

^{1.} A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.