



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Virtex-5 FPGA Electrical Characteristics

Virtex®-5 FPGAs are available in -3, -2, -1 speed grades, with -3 having the highest performance. Virtex-5 FPGA DC and AC characteristics are specified for both commercial and industrial grades. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices might be available in the industrial range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Virtex-5 FPGA data sheet, part of an overall set of documentation on the Virtex-5 family of FPGAs, is available on the Xilinx website:

- Virtex-5 Family Overview
- Virtex-5 FPGA User Guide
- Virtex-5 FPGA Configuration Guide
- Virtex-5 FPGA XtremeDSP™ Design Considerations
- Virtex-5 FPGA Packaging and Pinout Specification
- Embedded Processor Block in Virtex-5 FPGAs Reference Guide
- Virtex-5 FPGA RocketIO™ GTP Transceiver User Guide
- Virtex-5 FPGA RocketIO GTX Transceiver User Guide
- Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC User Guide
- Virtex-5 FPGA Integrated Endpoint Block User Guide for PCI Express® Designs
- Virtex-5 FPGA System Monitor User Guide
- Virtex-5 FPGA PCB Designer's Guide

All specifications are subject to change without notice.

## Virtex-5 FPGA DC Characteristics

Table 1: Absolute Maximum Ratings

Symbol	Description		Units
$V_{CCINT}$	Internal supply voltage relative to GND	-0.5 to 1.1	V
$V_{CCAUX}$	Auxiliary supply voltage relative to GND	-0.5 to 3.0	V
$V_{CCO}$	Output drivers supply voltage relative to GND	-0.5 to 3.75	V
$V_{BATT}$	Key memory battery backup supply	-0.5 to 4.05	V
$V_{REF}$	Input reference voltage	-0.5 to 3.75	V
$V_{IN}^{(3)}$	3.3V I/O input voltage relative to GND <sup>(4)</sup> (user and dedicated I/Os)	-0.75 to 4.05	V
	3.3V I/O input voltage relative to GND (restricted to maximum of 100 user I/Os) <sup>(5)</sup>	-0.95 to 4.4 (Commercial Temperature) -0.85 to 4.3 (Industrial Temperature)	V
	2.5V or below I/O input voltage relative to GND (user and dedicated I/Os)	-0.75 to $V_{CCO} + 0.5$	V
$I_{IN}$	Current applied to an I/O pin, powered or unpowered	±100	mA
	Total current applied to all I/O pins, powered or unpowered	±100	mA
$V_{TS}$	Voltage applied to 3-state 3.3V output <sup>(4)</sup> (user and dedicated I/Os)	-0.75 to 4.05	V
	Voltage applied to 3-state 2.5V or below output (user and dedicated I/Os)	-0.75 to $V_{CCO} + 0.5$	V
$T_{STG}$	Storage temperature (ambient)	-65 to 150	°C
$T_{SOL}$	Maximum soldering temperature <sup>(2)</sup>	+220	°C
$T_J$	Maximum junction temperature <sup>(2)</sup>	+125	°C

### Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
2. For soldering guidelines, refer to [UG112: Device Package User Guide](#). For thermal considerations, refer to [UG195: Virtex-5 FPGA Packaging and Pinout Specification](#) on the Xilinx website.
3. 3.3V I/O absolute maximum limit applied to DC and AC signals.
4. For 3.3V I/O operation, refer to [UG190: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines](#).
5. For more flexibility in specific designs, a maximum of 100 user I/Os can be stressed beyond the normal specification for no more than 20% of a data period.



**Table 2: Recommended Operating Conditions**

Symbol	Description	Temperature Range	Min	Max	Units
$V_{CCINT}$	Internal supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	0.95	1.05	V
	Internal supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	0.95	1.05	V
$V_{CCAUX}^{(1)}$	Auxiliary supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	2.375	2.625	V
	Auxiliary supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	2.375	2.625	V
$V_{CCO}^{(2,4,5)}$	Supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	1.14	3.45	V
	Supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	1.14	3.45	V
$V_{IN}$	3.3V supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	GND – 0.20	3.45	V
	3.3V supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	GND – 0.20	3.45	V
	2.5V and below supply voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	GND – 0.20	$V_{CCO} + 0.2$	V
	2.5V and below supply voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	GND – 0.20	$V_{CCO} + 0.2$	V
$I_{IN}^{(6)}$	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode	Commercial		10	mA
		Industrial		10	mA
$V_{BATT}^{(3)}$	Battery voltage relative to GND, $T_J = 0^\circ\text{C}$ to $+85^\circ\text{C}$	Commercial	1.0	3.6	V
	Battery voltage relative to GND, $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$	Industrial	1.0	3.6	V

**Notes:**

1. Recommended maximum voltage drop for  $V_{CCAUX}$  is 10 mV/ms.
2. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
3.  $V_{BATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{BATT}$  to either ground or  $V_{CCAUX}$ .
4. Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
5. The configuration supply voltage  $V_{CC\_CONFIG}$  is also known as  $V_{CCO_0}$ .
6. A total of 100 mA per bank should not be exceeded.

**Table 3: DC Characteristics Over Recommended Operating Conditions**

Symbol	Description	Data Rate	Min	Typ	Max	Units
$V_{DRINT}$	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)		0.75			V
$V_{DRI}$	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)		2.0			V
$I_{REF}$	$V_{REF}$ leakage current per pin				10	$\mu\text{A}$
$I_L$	Input or output leakage current per pin (sample-tested)				10	$\mu\text{A}$
$C_{IN}$	Input capacitance (sample-tested)				8	pF
$I_{RPU}^{(1)}$	Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 3.3\text{V}$		20		150	$\mu\text{A}$
	Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 2.5\text{V}$		10		90	$\mu\text{A}$
	Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.8\text{V}$		5		45	$\mu\text{A}$
	Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.5\text{V}$		3		30	$\mu\text{A}$
	Pad pull-up (when selected) @ $V_{IN} = 0\text{V}$ , $V_{CCO} = 1.2\text{V}$		2		15	$\mu\text{A}$
$I_{RPD}^{(1)}$	Pad pull-down (when selected) @ $V_{IN} = 2.5\text{V}$		5		110	$\mu\text{A}$
$I_{BATT}^{(2)}$	Battery supply current				150	nA
n	Temperature diode ideality factor			1.0002		n
r	Series resistance			5.0		$\Omega$

**Notes:**

1. Typical values are specified at nominal voltage,  $25^\circ\text{C}$ .
2. Maximum value specified for worst case process at  $25^\circ\text{C}$ .

### Important Note

Typical values for quiescent supply current are now specified at nominal voltage, 85°C junction temperatures ( $T_j$ ). Xilinx recommends analyzing static power consumption at  $T_j = 85^\circ\text{C}$  because the majority of designs operate near the high end of the commercial temperature range. Data sheets for older products (e.g., Virtex-4 devices) still specify typical quiescent supply current at  $T_j = 25^\circ\text{C}$ . Quiescent supply current is specified by speed grade for Virtex-5 devices. Use the XPOWER™ Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified in Table 4.

Table 4: Typical Quiescent Supply Current

Symbol	Description	Device	Speed and Temperature Grade			Units
			-3 (C)	-2 (C & I)	-1 (C & I)	
$I_{CCINTQ}$	Quiescent $V_{CCINT}$ supply current	XC5VLX20T	N/A	406	253	mA
		XC5VLX30	480	480	300	mA
		XC5VLX30T	507	507	317	mA
		XC5VLX50	651	651	449	mA
		XC5VLX50T	689	689	475	mA
		XC5VLX85	1072	1072	833	mA
		XC5VLX85T	1115	1115	866	mA
		XC5VLX110	1391	1391	1109	mA
		XC5VLX110T	1448	1448	1154	mA
		XC5VLX155	2615	2615	2141	mA
		XC5VLX155T	2674	2674	2188	mA
		XC5VLX220	N/A	2783	2278	mA
		XC5VLX220T	N/A	2844	2328	mA
		XC5VLX330	N/A	4193	3432	mA
		XC5VLX330T	N/A	4267	3492	mA
		XC5VSX35T	720	720	554	mA
		XC5VSX50T	1092	1092	840	mA
		XC5VSX95T	N/A	1924	1475	mA
		XC5VSX240T	N/A	4137	3168	mA
		XC5VTX150T	N/A	2067	2067	mA
		XC5VTX240T	N/A	2881	2881	mA
		XC5VFX30T	1024	1024	1024	mA
		XC5VFX70T	1658	1658	1658	mA
		XC5VFX100T	2875	2875	2875	mA
XC5VFX130T	3041	3041	3041	mA		
XC5VFX200T	N/A	3755	3755	mA		

**Table 4: Typical Quiescent Supply Current (Cont'd)**

Symbol	Description	Device	Speed and Temperature Grade			Units
			-3 (C)	-2 (C & I)	-1 (C & I)	
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC5VLX20T	N/A	2	2	mA
		XC5VLX30	1.5	1.5	1.5	mA
		XC5VLX30T	1.5	1.5	1.5	mA
		XC5VLX50	2	2	2	mA
		XC5VLX50T	2	2	2	mA
		XC5VLX85	3	3	3	mA
		XC5VLX85T	3	3	3	mA
		XC5VLX110	4	4	4	mA
		XC5VLX110T	4	4	4	mA
		XC5VLX155	8	8	8	mA
		XC5VLX155T	8	8	8	mA
		XC5VLX220	N/A	8	8	mA
		XC5VLX220T	N/A	8	8	mA
		XC5VLX330	N/A	12	12	mA
		XC5VLX330T	N/A	12	12	mA
		XC5VSX35T	1.5	1.5	1.5	mA
		XC5VSX50T	2	2	2	mA
		XC5VSX95T	N/A	4	4	mA
		XC5VSX240T	N/A	12	12	mA
		XC5VTX150T	N/A	7	7	mA
		XC5VTX240T	N/A	7	7	mA
		XC5VFX30T	4	4	4	mA
		XC5VFX70T	6	6	6	mA
		XC5VFX100T	7	7	7	mA
XC5VFX130T	8	8	8	mA		
XC5VFX200T	N/A	10	10	mA		

**Table 4: Typical Quiescent Supply Current (Cont'd)**

Symbol	Description	Device	Speed and Temperature Grade			Units
			-3 (C)	-2 (C & I)	-1 (C & I)	
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC5VLX20T	N/A	32	32	mA
		XC5VLX30	38	38	38	mA
		XC5VLX30T	43	43	43	mA
		XC5VLX50	57	57	57	mA
		XC5VLX50T	62	62	62	mA
		XC5VLX85	93	93	93	mA
		XC5VLX85T	98	98	98	mA
		XC5VLX110	125	125	125	mA
		XC5VLX110T	130	130	130	mA
		XC5VLX155	172	172	172	mA
		XC5VLX155T	177	177	177	mA
		XC5VLX220	N/A	229	229	mA
		XC5VLX220T	N/A	236	236	mA
		XC5VLX330	N/A	345	345	mA
		XC5VLX330T	N/A	353	353	mA
		XC5VSX35T	49	49	49	mA
		XC5VSX50T	74	74	74	mA
		XC5VSX95T	N/A	131	131	mA
		XC5VSX240T	N/A	300	300	mA
		XC5VTX150T	N/A	180	180	mA
		XC5VTX240T	N/A	300	300	mA
		XC5VFX30T	60	60	60	mA
		XC5VFX70T	110	110	110	mA
		XC5VFX100T	150	150	150	mA
XC5VFX130T	180	180	180	mA		
XC5VFX200T	N/A	250	250	mA		

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperatures (T<sub>j</sub>). Industrial (I) grade devices have the same typical values as commercial (C) grade devices at 85°C, but higher values at 100°C. Use the XPE tool to calculate 100°C values.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. If DCI or differential signaling is used, more accurate quiescent current estimates can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

## Power-On Power Supply Requirements

Xilinx® FPGAs require a certain amount of supply current during power-on to insure proper device initialization. The actual current consumed depends on the power-on ramp rate of the power supply.

The power supplies can be turned on in any sequence, though the specifications shown in Table 5 are for the recommended power-on sequence of  $V_{CCINT}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$ . The I/O will remain 3-stated through power-on if the recommended power-on sequence is followed. Xilinx does not specify the current or I/O behavior for other power-on sequences.

Table 5 shows the minimum current required by Virtex-5 devices for proper power-on and configuration.

If the current minimums shown in Table 5 are met, the device powers on properly after all three supplies have passed through their power-on reset threshold voltages.

The FPGA must be configured after  $V_{CCINT}$  is applied.

Once initialized and configured, use the XPOWER tools to estimate current drain on these supplies.

Table 5: Power-On Current for Virtex-5 Devices

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	Units
	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	
XC5VLX20T	172	54	50	mA
XC5VLX30	235	76	50	mA
XC5VLX30T	246	86	50	mA
XC5VLX50	320	114	50	mA
XC5VLX50T	336	124	50	mA
XC5VLX85	492	186	100	mA
XC5VLX85T	515	196	100	mA

Table 6: Power Supply Ramp Time

Symbol	Description	Ramp Time	Units
$V_{CCINT}$	Internal supply voltage relative to GND	0.20 to 50.0	ms
$V_{CCO}$	Output drivers supply voltage relative to GND	0.20 to 50.0	ms
$V_{CCAUX}$	Auxiliary supply voltage relative to GND	0.20 to 50.0	ms

Table 5: Power-On Current for Virtex-5 Devices

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	Units
	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	Typ <sup>(1)</sup>	
XC5VLX110	623	250	100	mA
XC5VLX110T	651	260	100	mA
XC5VLX155	695	351	100	mA
XC5VLX155T	728	368	100	mA
XC5VLX220	1023	458	150	mA
XC5VLX220T	1056	472	150	mA
XC5VLX330	1470	690	150	mA
XC5VLX330T	1509	706	150	mA
XC5VSX35T	307	98	50	mA
XC5VSX50T	472	148	50	mA
XC5VSX95T	804	262	100	mA
XC5VSX240T	1632	662	150	mA
XC5VTX150T	969	386	150	mA
XC5VTX240T	1245	572	150	mA
XC5VFX30T	358	116	50	mA
XC5VFX70T	695	232	100	mA
XC5VFX100T	749	298	100	mA
XC5VFX130T	1111	392	150	mA
XC5VFX200T	1222	534	150	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. The maximum startup current can be obtained using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools and adding the quiescent plus dynamic current consumption.

## SelectIO™ DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 7: SelectIO DC Input and Output Levels

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA	mA
LVTTL	-0.3	0.8	2.0	3.45	0.4	2.4	Note(3)	Note(3)
LVC MOS33, LVDCI33	-0.3	0.8	2.0	3.45	0.4	$V_{CCO} - 0.4$	Note(3)	Note(3)
LVC MOS25, LVDCI25	-0.3	0.7	1.7	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	Note(3)	Note(3)
LVC MOS18, LVDCI18	-0.3	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.3$	0.45	$V_{CCO} - 0.45$	Note(4)	Note(4)
LVC MOS15, LVDCI15	-0.3	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.3$	25% $V_{CCO}$	75% $V_{CCO}$	Note(4)	Note(4)
LVC MOS12	-0.3	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.3$	25% $V_{CCO}$	75% $V_{CCO}$	Note(6)	Note(6)
PCI33_3 <sup>(5)</sup>	-0.2	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO}$	10% $V_{CCO}$	90% $V_{CCO}$	Note(5)	Note(5)
PCI66_3 <sup>(5)</sup>	-0.2	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO}$	10% $V_{CCO}$	90% $V_{CCO}$	Note(5)	Note(5)
PCI-X <sup>(5)</sup>	-0.2	35% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO}$	10% $V_{CCO}$	90% $V_{CCO}$	Note(5)	Note(5)
GTLP	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	-	0.6	N/A	36	N/A
GTL	-0.3	$V_{REF} - 0.05$	$V_{REF} + 0.05$	-	0.4	N/A	32	N/A
HSTL I <sub>12</sub>	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	25% $V_{CCO}$	75% $V_{CCO}$	6.3	6.3
HSTL I <sup>(2)</sup>	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	8	-8
HSTL II <sup>(2)</sup>	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	16	-16
HSTL III <sup>(2)</sup>	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	24	-8
HSTL IV <sup>(2)</sup>	-0.3	$V_{REF} - 0.1$	$V_{REF} + 0.1$	$V_{CCO} + 0.3$	0.4	$V_{CCO} - 0.4$	48	-8
DIFF HSTL I <sup>(2)</sup>	-0.3	50% $V_{CCO} - 0.1$	50% $V_{CCO} + 0.1$	$V_{CCO} + 0.3$	-	-	-	-
DIFF HSTL II <sup>(2)</sup>	-0.3	50% $V_{CCO} - 0.1$	50% $V_{CCO} + 0.1$	$V_{CCO} + 0.3$	-	-	-	-
SSTL2 I	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCO} + 0.3$	$V_{TT} - 0.61$	$V_{TT} + 0.61$	8.1	-8.1
SSTL2 II	-0.3	$V_{REF} - 0.15$	$V_{REF} + 0.15$	$V_{CCO} + 0.3$	$V_{TT} - 0.81$	$V_{TT} + 0.81$	16.2	-16.2
DIFF SSTL2 I	-0.3	50% $V_{CCO} - 0.15$	50% $V_{CCO} + 0.15$	$V_{CCO} + 0.3$	-	-	-	-
DIFF SSTL2 II	-0.3	50% $V_{CCO} - 0.15$	50% $V_{CCO} + 0.15$	$V_{CCO} + 0.3$	-	-	-	-
SSTL18 I	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.3$	$V_{TT} - 0.47$	$V_{TT} + 0.47$	6.7	-6.7
SSTL18 II	-0.3	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.3$	$V_{TT} - 0.60$	$V_{TT} + 0.60$	13.4	-13.4
DIFF SSTL18 I	-0.3	50% $V_{CCO} - 0.125$	50% $V_{CCO} + 0.125$	$V_{CCO} + 0.3$	-	-	-	-
DIFF SSTL18 II	-0.3	50% $V_{CCO} - 0.125$	50% $V_{CCO} + 0.125$	$V_{CCO} + 0.3$	-	-	-	-

### Notes:

1. Tested according to relevant specifications.
2. Applies to both 1.5V and 1.8V HSTL.
3. Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA.
4. Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.
5. For more information on PCI33\_3, PCI66\_3, and PCI-X, refer to [UG190: Virtex-5 FPGA User Guide, Chapter 6, 3.3V I/O Design Guidelines](#).
6. Supported drive strengths of 2, 4, 6, or 8 mA.



## HT DC Specifications (HT\_25)

Table 8: HT DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OD}$	Differential Output Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	495	600	715	mV
$\Delta V_{OD}$	Change in $V_{OD}$ Magnitude		-15		15	mV
$V_{OCM}$	Output Common Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	495	600	715	mV
$\Delta V_{OCM}$	Change in $V_{OCM}$ Magnitude		-15		15	mV
$V_{ID}$	Input Differential Voltage		200	600	1000	mV
$\Delta V_{ID}$	Change in $V_{ID}$ Magnitude		-15		15	mV
$V_{ICM}$	Input Common Mode Voltage		440	600	780	mV
$\Delta V_{ICM}$	Change in $V_{ICM}$ Magnitude		-15		15	mV

## LVDS DC Specifications (LVDS\_25)

Table 9: LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals			1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.825			V
$V_{ODIFF}$	Differential Output Voltage (Q - $\bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.125	1.250	1.375	V
$V_{IDIFF}$	Differential Input Voltage (Q - $\bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage		0.3	1.2	2.2	V

## Extended LVDS DC Specifications (LVDSEXT\_25)

Table 10: Extended LVDS DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.38	2.5	2.63	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals		-	1.785	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.715	-	-	V
$V_{ODIFF}$	Differential Output Voltage (Q - $\bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	350	-	820	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.125	1.250	1.375	V
$V_{IDIFF}$	Differential Input Voltage (Q - $\bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	Common-mode input voltage = 1.25V	100	-	1000	mV
$V_{ICM}$	Input Common-Mode Voltage	Differential input voltage = $\pm 350$ mV	0.3	1.2	2.2	V

## LVPECL DC Specifications (LVPECL\_25)

These values are valid when driving a 100Ω differential load only, i.e., a 100Ω resistor between the two receiver pins. The  $V_{OH}$  levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. [Table 11](#) summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see [UG190: Virtex-5 FPGA User Guide, Chapter 6, SelectIO Resources](#).

Table 11: LVPECL DC Specifications

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{OH}$	Output High Voltage	$V_{CC} - 1.025$	1.545	$V_{CC} - 0.88$	V
$V_{OL}$	Output Low Voltage	$V_{CC} - 1.81$	0.795	$V_{CC} - 1.62$	V
$V_{ICM}$	Input Common-Mode Voltage	0.6		2.2	V
$V_{IDIFF}$	Differential Input Voltage <sup>(1,2)</sup>	0.100		1.5	V

**Notes:**

1. Recommended input maximum voltage not to exceed  $V_{CCO} + 0.2V$ .
2. Recommended input minimum voltage not to go below  $-0.5V$ .

## PowerPC 440 Switching Characteristics

Consult the *Embedded Processor Block in Virtex-5 FPGAs Reference Guide* for further information.

Table 12: Processor Block Switching Characteristics

Clock Name	Description	Speed Grade			Units
		-3	-2	-1	
CPMC440CLK	CPU clock	550	475	400	MHz
CPMINTERCONNECTCLK	Xbar clock	366.6	316.6	266.6	MHz
CPMPPCS0PLBCLK	Slave 0 PLB clock <sup>(1)</sup>	183.3	158.3	133.3	MHz
CPMPPCS1PLBCLK	Slave 1 PLB clock <sup>(1)</sup>	183.3	158.3	133.3	MHz
CPMPPCMPLBCLK	Master PLB clock <sup>(1)</sup>	183.3	158.3	133.3	MHz
CPMMCCLK	Memory interface clock <sup>(1)(2)</sup>	366.6	316.6	266.6	MHz
CPMFCMCLK	FCM clock <sup>(1)</sup>	275	237.5	200	MHz
CPMDCRCLK	FPGA logic DCR clock <sup>(1)</sup>	183.3	158.3	133.3	MHz
CPMDMA0LLCLK	DMA0 LL clock <sup>(1)</sup>	250	250	200	MHz
CPMDMA1LLCLK	DMA1 LL clock <sup>(1)</sup>	250	250	200	MHz
CPMDMA2LLCLK	DMA2 LL clock <sup>(1)</sup>	250	250	200	MHz
CPMDMA3LLCLK	DMA3 LL clock <sup>(1)</sup>	250	250	200	MHz
JTGC440TCK	JTAG clock	50	50	50	MHz
CPMC440TIMERCLOCK	Timer clock	275	237.5	200	MHz

**Notes:**

1. Typical bus frequencies are provided for reference only, actual frequencies are user-design dependent.
2. Refer to [DS567](#) for maximum clock speed of designs using the DDR2 Memory Controller for PowerPC® 440 Processors.

Table 13: Processor Block MIB Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMMCCLK	1.146	1.247	1.463	ps
T <sub>CK_ADDRESS</sub>		CPMMCCLK	1.017	1.136	1.38	ps
T <sub>CK_DATA</sub>		CPMMCCLK	1.076	1.172	1.38	ps
T <sub>CONTROL_CK</sub>		CPMMCCLK	0.736	0.844	0.941	ps
T <sub>DATA_CK</sub>		CPMMCCLK	0.834	0.95	1.058	ps

Table 14: Processor Block PLBM Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMPPCMPLBCLK	0.971	1.095	1.354	ps
T <sub>CK_ADDRESS</sub>		CPMPPCMPLBCLK	1.215	1.372	1.673	ps
T <sub>CK_DATA</sub>		CPMPPCMPLBCLK	1.115	1.257	1.535	ps
T <sub>CONTROL_CK</sub>		CPMPPCMPLBCLK	1.7	1.79	1.86	ps
T <sub>DATA_CK</sub>		CPMPPCMPLBCLK	0.774	0.914	1.059	ps

Table 15: Processor Block PLBS0 Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMPPCS0PLBCLK	1.063	1.196	1.462	ps
T <sub>CK_DATA</sub>		CPMPPCS0PLBCLK	1.052	1.189	1.461	ps
T <sub>CONTROL_CK</sub>		CPMPPCS0PLBCLK	1.307	1.545	1.836	ps
T <sub>ADDRESS_CK</sub>		CPMPPCS0PLBCLK	1.253	1.492	1.787	ps
T <sub>DATA_CK</sub>		CPMPPCS0PLBCLK	0.825	0.971	1.124	ps

Table 16: Processor Block PLBS1 Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMPPCS1PLBCLK	1.083	1.234	1.525	ps
T <sub>CK_DATA</sub>		CPMPPCS1PLBCLK	1.146	1.298	1.615	ps
T <sub>CONTROL_CK</sub>		CPMPPCS1PLBCLK	1.335	1.596	1.921	ps
T <sub>ADDRESS_CK</sub>		CPMPPCS1PLBCLK	1.328	1.568	1.864	ps
T <sub>DATA_CK</sub>		CPMPPCS1PLBCLK	0.821	0.969	1.127	ps

**Table 17: Processor Block DMA0 Switching Characteristics**

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMDMA0LLCLK	1.256	1.42	1.665	ps
T <sub>CK_DATA</sub>		CPMDMA0LLCLK	1.312	1.472	1.712	ps
T <sub>CONTROL_CK</sub>		CPMDMA0LLCLK	0.453	0.558	0.716	ps
T <sub>DATA_CK</sub>		CPMDMA0LLCLK	-0.105	-0.105	-0.104	ps

**Table 18: Processor Block DMA1 Switching Characteristics**

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMDMA1LLCLK	1.127	1.266	1.474	ps
T <sub>CK_DATA</sub>		CPMDMA1LLCLK	1.266	1.418	1.645	ps
T <sub>CONTROL_CK</sub>		CPMDMA1LLCLK	0.447	0.555	0.717	ps
T <sub>DATA_CK</sub>		CPMDMA1LLCLK	-0.014	0.01	0.046	ps

**Table 19: Processor Block DMA2 Switching Characteristics**

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMDMA2LLCLK	1.101	1.235	1.437	ps
T <sub>CK_DATA</sub>		CPMDMA2LLCLK	1.127	1.262	1.463	ps
T <sub>CONTROL_CK</sub>		CPMDMA2LLCLK	0.771	0.924	1.155	ps
T <sub>DATA_CK</sub>		CPMDMA2LLCLK	0.135	0.142	0.168	ps

**Table 20: Processor Block DMA3 Switching Characteristics**

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMDMA3LLCLK	1.094	1.242	1.462	ps
T <sub>CK_DATA</sub>		CPMDMA3LLCLK	1.056	1.184	1.376	ps
T <sub>CONTROL_CK</sub>		CPMDMA3LLCLK	0.636	0.767	0.965	ps
T <sub>DATA_CK</sub>		CPMDMA3LLCLK	0.087	0.119	0.116	ps

Table 21: Processor Block DCR Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMDCRCLK				
T <sub>CK_ADDRESS</sub>		CPMDCRCLK				
T <sub>CK_DATA</sub>		CPMDCRCLK				
T <sub>CONTROL_CK</sub>		CPMDCRCLK				
T <sub>ADDRESS_CK</sub>		CPMDCRCLK				
T <sub>DATA_CK</sub>		CPMDCRCLK				

Table 22: Processor Block FCM Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CPMFCMCLK	0.967	1.084	1.324	ps
T <sub>CK_DATA</sub>		CPMFCMCLK	1.041	1.158	1.4	ps
T <sub>CK_INSTRUCTION</sub>		CPMFCMCLK	0.701	0.818	1.06	ps
T <sub>CONTROL_CK</sub>		CPMFCMCLK	1.057	1.218	1.395	ps
T <sub>DATA_CK</sub>		CPMFCMCLK	0.608	0.698	0.768	ps
T <sub>RESULT_CK</sub>		CPMFCMCLK	0.608	0.698	0.768	ps

Table 23: Processor Block MISC Switching Characteristics

Clock Name	Description	Reference Clock	Speed Grade			Units
			-3	-2	-1	
<b>Clock-to-out and setup relative to clock</b>						
T <sub>CK_CONTROL</sub>		CLK1				
T <sub>CK_ADDRESS</sub>		CLK2				
T <sub>CK_DATA</sub>		CLK3				
T <sub>CONTROL_CK</sub>		CLK4				
T <sub>ADDRESS_CK</sub>		CLK5				
T <sub>DATA_CK</sub>		CLK6				



## GTP\_DUAL Tile Specifications

### GTP\_DUAL Tile DC Characteristics

Table 24: Absolute Maximum Ratings for GTP\_DUAL Tiles

Symbol	Description		Units
MGTAVCCPLL	Analog supply voltage for the GTP_DUAL shared PLL relative to GND	-0.5 to 1.32	V
MGTAVTTTX	Analog supply voltage for the GTP_DUAL transmitters relative to GND	-0.5 to 1.32	V
MGTAVTTRX	Analog supply voltage for the GTP_DUAL receivers relative to GND	-0.5 to 1.32	V
MGTAVCC	Analog supply voltage for the GTP_DUAL common circuits relative to GND	-0.5 to 1.1	V
MGTAVTTRXC	Analog supply voltage for the resistor calibration circuit of the GTP_DUAL column	-0.5 to 1.32	V

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 25: Recommended Operating Conditions for GTP\_DUAL Tiles<sup>(1)(2)</sup>

Symbol	Description	Min	Max	Units
MGTAVCCPLL <sup>(1)</sup>	Analog supply voltage for the GTP_DUAL shared PLL relative to GND	1.14	1.26	V
MGTAVTTTX <sup>(1)</sup>	Analog supply voltage for the GTP_DUAL transmitters relative to GND	1.14	1.26	V
MGTAVTTRX <sup>(1)</sup>	Analog supply voltage for the GTP_DUAL receivers relative to GND	1.14	1.26	V
MGTAVCC <sup>(1)</sup>	Analog supply voltage for the GTP_DUAL common circuits relative to GND	0.95	1.05	V
MGTAVTTRXC <sup>(1)</sup>	Analog supply voltage for the resistor calibration circuit of the GTP_DUAL column	1.14	1.26	V

**Notes:**

- Each voltage listed requires the filter circuit described in [UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide](#).
- Voltages are specified for the temperature range of T<sub>J</sub> = -40°C to +100°C.

Table 26: DC Characteristics Over Recommended Operating Conditions for GTP\_DUAL Tiles<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>MGTAVTTTX</sub>	GTP_DUAL tile transmitter termination supply current <sup>(2)</sup>		71	90	mA
I <sub>MGTAVCCPLL</sub>	GTP_DUAL tile shared PLL supply current		36	60	mA
I <sub>MGTAVTTRXC</sub>	GTP_DUAL tile resistor termination calibration supply current		0.1	0.5	mA
I <sub>MGTAVTTRX</sub>	GTP_DUAL tile receiver termination supply current <sup>(3)</sup>		0.1	0.5	mA
I <sub>MGTAVCC</sub>	GTP_DUAL tile internal analog supply current		56	110	mA
MGTR <sub>REF</sub>	Precision reference resistor for internal calibration termination	49.9 ± 1% tolerance			Ω

**Notes:**

- Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.
- ICC numbers are given per GTP\_DUAL tile with both GTP transceivers operating with default settings.
- AC coupled TX/RX link.

Table 27: GTP\_DUAL Tile Quiescent Supply Current

Symbol	Description	Typ <sup>(1)</sup>	Max	Units
I <sub>AVTTXQ</sub>	Quiescent MGTAVTTTX (transmitter termination) supply current	8.5	18	mA
I <sub>AVCCPLLQ</sub>	Quiescent MGTAVCCPLL (PLL) supply current	8	18	mA
I <sub>AVTTRXQ</sub>	Quiescent MGTAVTTRX (receiver termination) supply current. Includes MGTAVTTRXCQ.	0.1	0.8	mA
I <sub>AVCCQ</sub>	Quiescent MGTAVCC (analog) supply current	2.5	11	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Device powered and unconfigured.
3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
4. GTP\_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTP\_DUAL tiles in the target LXT or SXT device.

**GTP\_DUAL Tile DC Input and Output Levels**

Table 28 summarizes the DC output specifications of the GTP\_DUAL tiles in Virtex-5 FPGAs. Figure 1 shows the single-ended output voltage swing. Figure 2 shows the peak-to-peak differential output voltage.

Consult [UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide](#) for further details.

Table 28: GTP\_DUAL Tile DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage	External AC coupled ≤ 3.2 Gb/s	150		2000	mV
		External AC coupled > 3.2 Gb/s	180		2000	mV
V <sub>IN</sub>	Absolute input voltage	DC coupled	-400		MGTAVTTRX + 400 up to 1320	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled MGTAVTTRX = 1.2V		800		mV
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	TXBUFDIFFCTRL = 000, TX_DIFF_BOOST = ON			1400	mV
V <sub>SEOUT</sub>	Single-ended output voltage swing <sup>(1)</sup>	TXBUFDIFFCTRL = 000, TX_DIFF_BOOST = ON			700	mV
V <sub>CMOUT</sub>	Common mode output voltage	Equation based MGTAVTTTX = 1.2V	1200 – Amplitude/2			mV
R <sub>IN</sub>	Differential input resistance		90	100	120	Ω
R <sub>OUT</sub>	Differential output resistance		90	100	120	Ω
T <sub>OSKEW</sub>	Transmitter output skew				15	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>		75	100	200	nF

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Output Voltage Swing




Figure 2: Peak-to-Peak Differential Output Voltage

Table 29 summarizes the DC specifications of the clock input of the GTP\_DUAL tile. Figure 3 shows the single-ended input voltage swing. Figure 4 shows the peak-to-peak differential clock input voltage swing. Consult UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide for further details.

Table 29: GTP\_DUAL Tile Clock DC Input Specifications<sup>(1)</sup>

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage		200	800	2000	mV
$V_{ISE}$	Single-ended input voltage		100	400	1000	mV
$R_{IN}$	Differential input resistance		80	105	130	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor		75	100	200	nF

Notes:

- $V_{MIN} = 0V$  and  $V_{MAX} = 1200mV$




Figure 3: Single-Ended Clock Input Voltage Swing Peak-to-Peak




Figure 4: Differential Clock Input Voltage Swing Peak-to-Peak

### GTP\_DUAL Tile Switching Characteristics

Consult [UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide](#) for further information.

Table 30: GTP\_DUAL Tile Performance

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>GTPMAX</sub>	Maximum GTP transceiver data rate	3.75	3.75	3.2	Gb/s
F <sub>GPLLMAX</sub>	Maximum PLL frequency	2.0	2.0	2.0	GHz
F <sub>GPLLMIN</sub>	Minimum PLL frequency	1.0	1.0	1.0	GHz

Table 31: Dynamic Reconfiguration Port (DRP) in the GTP\_DUAL Tile Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>GTPDRPCLK</sub>	GTP DCLK (DRP clock) maximum frequency	200	175	150	MHz

Table 32: GTP\_DUAL Tile Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F <sub>GCLK</sub>	Reference clock frequency range <sup>(1)</sup>	CLK	60		350	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% – 80%		200	400	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%		200	400	ps
T <sub>DCREF</sub>	Reference clock duty cycle <sup>(2)</sup>	CLK	40	50	60	%
T <sub>GJTT</sub>	Reference clock total jitter, peak-peak <sup>(3)</sup>	CLK			40	ps
T <sub>LOCK</sub>	Clock recovery frequency acquisition time	Initial PLL lock			1	ms
T <sub>PHASE</sub>	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock			200	μs

**Notes:**

1. The clock from the GTP\_DUAL differential clock pin pair can be used for all serial bit rates. GREFCLK can be used for serial bit rates up to 1 Gb/s.
2. For reference clock rates above 325 MHz, a duty cycle of 45% to 55% must be maintained.
3. Measured at the package pin. GTP\_DUAL jitter characteristics measured using a clock with specification T<sub>GJTT</sub>.




Figure 5: Reference Clock Timing Parameters

Table 33: GTP\_DUAL Tile User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Conditions	Speed Grade			Units
			-3	-2	-1	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		375	375	320	MHz
F <sub>RXREC</sub>	RXRECCLK maximum frequency		375	375	320	MHz
T <sub>RX</sub>	RXUSRCLK maximum frequency		375	375	320	MHz
T <sub>RX2</sub>	RXUSRCLK2 maximum frequency	RXDATAWIDTH = 0	350	350	320	MHz
		RXDATAWIDTH = 1	187.5	187.5	160	MHz
T <sub>TX</sub>	TXUSRCLK maximum frequency		375	375	320	MHz
T <sub>TX2</sub>	TXUSRCLK2 maximum frequency	TXDATAWIDTH = 0	350	350	320	MHz
		TXDATAWIDTH = 1	187.5	187.5	160	MHz

**Notes:**

1. Clocking must be implemented as described in [UG196: Virtex-5 FPGA RocketIO GTP Transceiver User Guide](#)

Table 34: GTP\_DUAL Tile Transmitter Switching Characteristics

Symbol	Description	Min	Typ	Max	Units
F <sub>GTPTX</sub>	Serial data rate range	0.1		F <sub>GTPMAX</sub>	Gb/s
T <sub>RTX</sub>	TX Rise time		140		ps
T <sub>FTX</sub>	TX Fall time		120		ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>			855	ps
V <sub>TXOVBVDP</sub>	Electrical idle amplitude			20	mV
T <sub>TXOVBTRANS</sub>	Electrical idle transition time			40	ns
T <sub>J3.75</sub>	Total Jitter <sup>(2)</sup>	3.75 Gb/s		0.35	UI
D <sub>J3.75</sub>	Deterministic Jitter <sup>(2)</sup>			0.19	UI
T <sub>J3.2</sub>	Total Jitter <sup>(2)</sup>	3.20 Gb/s		0.35	UI
D <sub>J3.2</sub>	Deterministic Jitter <sup>(2)</sup>			0.19	UI
T <sub>J2.5</sub>	Total Jitter <sup>(2)</sup>	2.50 Gb/s		0.30	UI
D <sub>J2.5</sub>	Deterministic Jitter <sup>(2)</sup>			0.14	UI
T <sub>J2.0</sub>	Total Jitter <sup>(2)</sup>	2.00 Gb/s		0.30	UI
D <sub>J2.0</sub>	Deterministic Jitter <sup>(2)</sup>			0.14	UI
T <sub>J1.25</sub>	Total Jitter <sup>(2)</sup>	1.25 Gb/s		0.20	UI
D <sub>J1.25</sub>	Deterministic Jitter <sup>(2)</sup>			0.10	UI
T <sub>J1.00</sub>	Total Jitter <sup>(2)</sup>	1.00 Gb/s		0.20	UI
D <sub>J1.00</sub>	Deterministic Jitter <sup>(2)</sup>			0.10	UI
T <sub>J500</sub>	Total Jitter <sup>(2)</sup>	500 Mb/s		0.10	UI
D <sub>J500</sub>	Deterministic Jitter <sup>(2)</sup>			0.04	UI
T <sub>J100</sub>	Total Jitter <sup>(2)</sup>	100 Mb/s		0.02	UI
D <sub>J100</sub>	Deterministic Jitter <sup>(2)</sup>			0.01	UI

**Notes:**

1. Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP\_DUAL sites.
2. Using PLL\_DIVSEL\_FB = 2, INTDATAWIDTH = 1.
3. All jitter values are based on a Bit-Error Ratio of 1e<sup>-12</sup>.



Table 35: GTP\_DUAL Tile Receiver Switching Characteristics

Symbol	Description		Min	Typ	Max	Units
F <sub>GTPRX</sub>	Serial data rate	RX oversampler not enabled	0.5		F <sub>GTPMAX</sub>	Gb/s
		RX oversampler enabled	0.1		0.5	Gb/s
R <sub>XOOBVDPP</sub>	OOB detect threshold peak-to-peak	OOBDETECT_THRESHOLD = 100	60	105	165	mV
R <sub>XSST</sub>	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000		0	ppm
R <sub>XRL</sub>	Run length (CID)	Internal AC capacitor bypassed			150	UI
R <sub>XPMTOL</sub>	Data/REFCLK PPM offset tolerance <sup>(2)</sup>	CDR 2 <sup>nd</sup> -order loop disabled with PLL_RXDIVSEL_OUT = 1 <sup>(3)</sup>	-200		200	ppm
		CDR 2 <sup>nd</sup> -order loop disabled with PLL_RXDIVSEL_OUT = 2 <sup>(3)</sup>	-200		200	ppm
		CDR 2 <sup>nd</sup> -order loop disabled with PLL_RXDIVSEL_OUT = 4 <sup>(3)</sup>	-100		100	ppm
		CDR 2 <sup>nd</sup> -order loop enabled	-1000		1000	ppm
<b>SJ Jitter Tolerance<sup>(4)</sup></b>						
JT_SJ <sub>3.75</sub>	Sinusoidal Jitter <sup>(5)</sup>	3.75 Gb/s	0.30			UI
JT_SJ <sub>3.2</sub>	Sinusoidal Jitter <sup>(5)</sup>	3.20 Gb/s	0.40			UI
JT_SJ <sub>2.50</sub>	Sinusoidal Jitter <sup>(5)</sup>	2.50 Gb/s	0.40			UI
JT_SJ <sub>2.00</sub>	Sinusoidal Jitter <sup>(5)</sup>	2.00 Gb/s	0.40			UI
JT_SJ <sub>1.00</sub>	Sinusoidal Jitter <sup>(5)</sup>	1.00 Gb/s	0.30			UI
JT_SJ <sub>500</sub>	Sinusoidal Jitter <sup>(5)</sup>	500 Mb/s	0.30			UI
JT_SJ <sub>500</sub>	Sinusoidal Jitter <sup>(5)</sup>	500 Mb/s OS	0.30			UI
JT_SJ <sub>100</sub>	Sinusoidal Jitter <sup>(5)</sup>	100 Mb/s OS	0.30			UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(4)</sup></b>						
JT_TJSE <sub>3.2</sub>	Total Jitter with Stressed Eye <sup>(6)</sup>	3.20 Gb/s	0.87			UI
JT_SJSE <sub>3.2</sub>	Sinusoidal Jitter with Stressed Eye <sup>(6)</sup>	3.20 Gb/s	0.30			UI

**Notes:**

- Using PLL\_RXDIVSEL\_OUT = 1 only.
- Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
- CDR 1st-order step size set to 2.
- All jitter values are based on a Bit Error Ratio of 1e<sup>-12</sup>.
- Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
- Stimulus signal includes 0.4UI of DJ and 0.17UI of RJ. RX equalizer is enabled.

## GTX\_DUAL Tile Specifications

### GTX\_DUAL Tile DC Characteristics

Table 36: Absolute Maximum Ratings for GTX\_DUAL Tiles

Symbol	Description		Units
MGTAVCCPLL	Analog supply voltage for the GTX_DUAL shared PLL relative to GND	-0.5 to 1.1	V
MGTAVTTTX	Analog supply voltage for the GTX_DUAL transmitters relative to GND	-0.5 to 1.32	V
MGTAVTTRX	Analog supply voltage for the GTX_DUAL receivers relative to GND	-0.5 to 1.32	V
MGTAVCC	Analog supply voltage for the GTX_DUAL common circuits relative to GND	-0.5 to 1.1	V
MGTAVTTRXC	Analog supply voltage for the resistor calibration circuit of the GTX_DUAL column	-0.5 to 1.32	V

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Table 37: Recommended Operating Conditions for GTX\_DUAL Tiles<sup>(1)(2)</sup>

Symbol	Description	Min	Max	Units
MGTAVCCPLL <sup>(1)</sup>	Analog supply voltage for the GTX_DUAL shared PLL relative to GND	0.95	1.05	V
MGTAVTTTX <sup>(1)</sup>	Analog supply voltage for the GTX_DUAL transmitters relative to GND	1.14	1.26	V
MGTAVTTRX <sup>(1)</sup>	Analog supply voltage for the GTX_DUAL receivers relative to GND	1.14	1.26	V
MGTAVCC <sup>(1)</sup>	Analog supply voltage for the GTX_DUAL common circuits relative to GND	0.95	1.05	V
MGTAVTTRXC <sup>(1)</sup>	Analog supply voltage for the resistor calibration circuit of the GTX_DUAL column	1.14	1.26	V

**Notes:**

- Each voltage listed requires the filter circuit described in [UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide](#).
- Voltages are specified for the temperature range of T<sub>J</sub> = -40°C to +100°C.

Table 38: DC Characteristics Over Recommended Operating Conditions for GTX\_DUAL Tiles<sup>(1)</sup>

Symbol	Description	Min	Typ	Max	Units
I <sub>MGTAVTTTX</sub>	GTX_DUAL tile transmitter termination supply current <sup>(2)</sup>		43.3	86.3	mA
I <sub>MGTAVCCPLL</sub>	GTX_DUAL tile shared PLL supply current		38.0	99.4	mA
I <sub>MGTAVTTRXC</sub>	GTX_DUAL tile resistor termination calibration supply current		0.1	0.5	mA
I <sub>MGTAVTTRX</sub>	GTX_DUAL tile receiver termination supply current <sup>(3)</sup>		40.3	56.5	mA
I <sub>MGTAVCC</sub>	GTX_DUAL tile internal analog supply current		80.5	179.5	mA
MGTR <sub>REF</sub>	Precision reference resistor for internal calibration termination	59.0 ± 1% tolerance			Ω

**Notes:**

- Typical values are specified at nominal voltage, 25°C, with a 3.2 Gb/s line rate.
- I<sub>CC</sub> numbers are given per GTX\_DUAL tile with both GTX transceivers operating with default settings.
- AC coupled TX/RX link.
- Values for currents other than the values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.

Table 39: GTX\_DUAL Tile Quiescent Supply Current

Symbol	Description	Typ <sup>(1)</sup>	Max	Units
I <sub>AVTTTXQ</sub>	Quiescent MGTAVTTTX (transmitter termination) supply current	8.2	21.6	mA
I <sub>AVCCPLLQ</sub>	Quiescent MGTAVCCPLL (PLL) supply current	0.8	4.8	mA
I <sub>AVTTRXQ</sub>	Quiescent MGTAVTTRX (receiver termination) supply current. Includes MGTAVTTRXCQ.	1.2	12.0	mA
I <sub>AVCCQ</sub>	Quiescent MGTAVCC (analog) supply current	9.0	50.4	mA

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. Device powered and unconfigured.
3. Currents for conditions other than values specified in this table can be obtained by using the XPOWER Estimator (XPE) or XPOWER Analyzer (XPA) tools.
4. GTX\_DUAL tile quiescent supply current for an entire device can be calculated by multiplying the values in this table by the number of available GTX\_DUAL tiles in the target TXT or FXT device.

### GTX\_DUAL Tile DC Input and Output Levels

Table 40 summarizes the DC output specifications of the GTX\_DUAL tiles in Virtex-5 FPGAs. Figure 6 shows the single-ended output voltage swing. Figure 7 shows the peak-to-peak differential output voltage.

Consult [UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide](#) for further details.

Table 40: GTX\_DUAL Tile DC Specifications

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage	External AC coupled ≤ 4.25 Gb/s	125		1800	mV
		External AC coupled > 4.25 Gb/s	125		1800	mV
V <sub>IN</sub>	Absolute input voltage	DC coupled MGTAVTTRX = 1.2V	-400		MGTAVTTRX +400 up to 1320	mV
V <sub>CMIN</sub>	Common mode input voltage	DC coupled MGTAVTTRX = 1.2V		800		mV
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage <sup>(1)</sup>	TXBUFDIFFCTRL = 111			1400	mV
V <sub>SEOUT</sub>	Single-ended output voltage swing <sup>(1)</sup>	TXBUFDIFFCTRL = 111			700	mV
V <sub>CMOUT</sub>	Common mode output voltage	Equation based MGTAVTTTX = 1.2V	1200 - DV <sub>PPOUT</sub> /2			mV
R <sub>IN</sub>	Differential input resistance		85	100	120	Ω
R <sub>OUT</sub>	Differential output resistance		85	100	120	Ω
T <sub>OSKEW</sub>	Transmitter output skew			2	8	ps
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>		75	100	200	nF

**Notes:**

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Values outside of this range can be used as appropriate to conform to specific protocols and standards.




Figure 6: Single-Ended Output Voltage Swing




Figure 7: Peak-to-Peak Differential Output Voltage

Table 41 summarizes the DC specifications of the clock input of the GTX\_DUAL tile. Figure 8 shows the single-ended input voltage swing. Figure 9 shows the peak-to-peak differential clock input voltage swing. Consult UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide for further details.

Table 41: GTX\_DUAL Tile Clock DC Input Level Specification<sup>(1)</sup>

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage		210	800	2000	mV
$V_{ISE}$	Single-ended input voltage		105	400	1000	mV
$R_{IN}$	Differential input resistance		90	105	130	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor			100		nF

Notes:

- $V_{MIN} = 0V$  and  $V_{MAX} = 1200mV$




Figure 8: Single-Ended Clock Input Voltage Swing Peak-to-Peak




Figure 9: Differential Clock Input Voltage Swing Peak-to-Peak

## GTX\_DUAL Tile Switching Characteristics

Consult [UG198: Virtex-5 FPGA RocketIO GTX Transceiver User Guide](#) for further information.

Table 42: GTX\_DUAL Tile Performance

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>GTXMAX</sub>	Maximum GTX transceiver data rate	6.5	6.5	4.25	Gb/s
F <sub>GPLLMAX</sub>	Maximum PLL frequency	3.25	3.25	3.25	GHz
F <sub>GPLLMIN</sub>	Minimum PLL frequency	1.48	1.48	1.48	GHz

Table 43: Dynamic Reconfiguration Port (DRP) in the GTX\_DUAL Tile Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>GTXDRPCLK</sub>	GTX DCLK (DRP clock) maximum frequency	200	175	150	MHz

Table 44: GTX\_DUAL Tile Reference Clock Switching Characteristics

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
F <sub>GCLK</sub>	Reference clock frequency range <sup>(1)</sup>	CLK	60		650	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% – 80%		200		ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%		200		ps
T <sub>DCREF</sub>	Reference clock duty cycle	CLK	40	50	60	%
T <sub>GJTT</sub>	Reference clock total jitter <sup>(2, 3)</sup>	At 100 KHz		-145		dBc/Hz
		At 1 MHz		-150		dBc/Hz
T <sub>LOCK</sub>	Clock recovery frequency acquisition time	Initial PLL lock		0.25	1	ms
T <sub>PHASE</sub>	Clock recovery phase acquisition time	Lock to data after PLL has locked to the reference clock			200	μs

**Notes:**

1. GREFCLK can be used for serial bit rates up to 1 Gb/s; however, Jitter Specifications are not guaranteed when using GREFCLK.
2. GTX\_DUAL jitter characteristics measured using a clock with specification T<sub>GJTT</sub>. A reference clock with higher phase noise can be used with link margin trade off.
3. The selection of the reference clock is application dependent. This parameter describes the quality of the reference clock used during transceiver jitter characterization - see [Table 46](#) and [Table 47](#).




Figure 10: Reference Clock Timing Parameters



Table 45: GTX\_DUAL Tile User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Conditions	Device	Speed Grade			Units
				-3	-2	-1	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency	Internal 20-bit datapath	FXT	325	325	212.5	MHz
			TXT	-	325	212.5	MHz
		Internal 16-bit datapath	FXT	406.25	406.25	265.625	MHz
			TXT	-	406.25	265.625	MHz
F <sub>RXREC</sub>	RXRECCLK maximum frequency		FXT	406.25	406.25	265.625	MHz
			TXT	-	406.25	265.625	MHz
T <sub>RX</sub>	RXUSRCLK maximum frequency		FXT	406.25	406.25	265.625	MHz
			TXT	-	406.25	265.625	MHz
T <sub>RX2</sub>	RXUSRCLK2 maximum frequency	1 byte interface	FXT	375	312.5	235.625	MHz
		2 byte interface		406.25	390.625	265.625	MHz
		4 byte interface		203.125	203.125	132.813	MHz
		1 byte interface	TXT	-	312.5	235.625	MHz
		2 byte interface		-	265.625	265.625	MHz
		4 byte interface		-	203.125	132.813	MHz
T <sub>TX</sub>	TXUSRCLK maximum frequency		FXT	406.25	406.25	265.625	MHz
			TXT	-	406.25	265.625	MHz
T <sub>TX2</sub>	TXUSRCLK2 maximum frequency	1 byte interface	FXT	375	312.5	235.625	MHz
		2 byte interface		406.25	390.625	265.625	MHz
		4 byte interface		203.125	203.125	132.813	MHz
		1 byte interface	TXT	-	312.5	235.625	MHz
		2 byte interface		-	265.625	265.625	MHz
		4 byte interface		-	203.125	132.813	MHz

Notes:

1. Clocking must be implemented as described in [UG198](#): Virtex-5 FPGA RocketIO GTX Transceiver User Guide.

Table 46: GTX\_DUAL Tile Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
F <sub>GTXTX</sub>	Serial data rate range		0.15		F <sub>GTXMAX</sub>	Gb/s
T <sub>RTX</sub>	TX Rise time	20%–80%		120		ps
T <sub>FTX</sub>	TX Fall time	80%–20%		120		ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>				350	ps
V <sub>TXOVBVDP</sub>	Electrical idle amplitude				15	mV
T <sub>TXOVBTRANSITION</sub>	Electrical idle transition time				75	ns
T <sub>J6.5</sub>	Total Jitter <sup>(2)</sup>	6.5 Gb/s			0.33	UI
D <sub>J6.5</sub>	Deterministic Jitter <sup>(2)</sup>				0.17	UI
T <sub>J5.0</sub>	Total Jitter <sup>(2)</sup>	5.0 Gb/s			0.33	UI
D <sub>J5.0</sub>	Deterministic Jitter <sup>(2)</sup>				0.15	UI
T <sub>J4.25</sub>	Total Jitter <sup>(2)</sup>	4.25 Gb/s			0.33	UI
D <sub>J4.25</sub>	Deterministic Jitter <sup>(2)</sup>				0.14	UI

Table 46: GTX\_DUAL Tile Transmitter Switching Characteristics (Cont'd)

Symbol	Description	Condition	Min	Typ	Max	Units
T <sub>J3.75</sub>	Total Jitter <sup>(2)</sup>	3.75 Gb/s			0.34	UI
D <sub>J3.75</sub>	Deterministic Jitter <sup>(2)</sup>				0.16	UI
T <sub>J3.2</sub>	Total Jitter <sup>(2)</sup>	3.2 Gb/s			0.20	UI
D <sub>J3.2</sub>	Deterministic Jitter <sup>(2)</sup>				0.10	UI
T <sub>J3.2L</sub>	Total Jitter <sup>(2)</sup>	3.2 Gb/s <sup>(3)</sup>			0.36	UI
D <sub>J3.2L</sub>	Deterministic Jitter <sup>(2)</sup>				0.16	UI
T <sub>J2.5</sub>	Total Jitter <sup>(2)</sup>	2.5 Gb/s			0.20	UI
D <sub>J2.5</sub>	Deterministic Jitter <sup>(2)</sup>				0.08	UI
T <sub>J1.25</sub>	Total Jitter <sup>(2)</sup>	1.25 Gb/s			0.15	UI
D <sub>J1.25</sub>	Deterministic Jitter <sup>(2)</sup>				0.06	UI
T <sub>J750</sub>	Total Jitter <sup>(2)(4)</sup>	750 Mb/s			0.10	UI
D <sub>J750</sub>	Deterministic Jitter <sup>(2)(4)</sup>				0.03	UI
T <sub>J150</sub>	Total Jitter <sup>(2)(4)</sup>	150 Mb/s			0.02	UI
D <sub>J150</sub>	Deterministic Jitter <sup>(2)(4)</sup>				0.01	UI

**Notes:**

- Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTX\_DUAL sites.
- Using PLL\_DIVSEL\_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.
- PLL frequency at 1.6 GHz and OUTDIV = 1.
- GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.

Table 47: GTX\_DUAL Tile Receiver Switching Characteristics

Symbol	Description	Min	Typ	Max	Units	
F <sub>GTXRX</sub>	Serial data rate	RX oversampler not enabled	0.75		F <sub>GTXMAX</sub>	Gb/s
		RX oversampler enabled	0.15		0.75	Gb/s
T <sub>RXELECIDLE</sub>	Time for RXELEC_IDLE to respond to loss or restoration of data			75	ns	
R <sub>XOOBVDPP</sub>	OOB detect threshold peak-to-peak		55	135	mV	
R <sub>XSSST</sub>	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	0	ppm	
R <sub>XRL</sub>	Run length (CID)	Internal AC capacitor bypassed		512	UI	
R <sub>XPPMTOL</sub>	Data/REFCLK PPM offset tolerance <sup>(2)</sup>	CDR 2 <sup>nd</sup> -order loop disabled	-200	200	ppm	
		CDR 2 <sup>nd</sup> -order loop enabled	-2000	2000	ppm	
<b>SJ Jitter Tolerance<sup>(3)</sup></b>						
JT_SJ <sub>6.5</sub>	Sinusoidal Jitter <sup>(4)</sup>	6.5 Gb/s	0.44		UI	
JT_SJ <sub>5.0</sub>	Sinusoidal Jitter <sup>(4)</sup>	5.0 Gb/s	0.44		UI	
JT_SJ <sub>4.25</sub>	Sinusoidal Jitter <sup>(4)</sup>	4.25 Gb/s	0.44		UI	
JT_SJ <sub>3.75</sub>	Sinusoidal Jitter <sup>(4)</sup>	3.75 Gb/s	0.44		UI	
JT_SJ <sub>3.2</sub>	Sinusoidal Jitter <sup>(4)</sup>	3.2 Gb/s	0.45		UI	
JT_SJ <sub>3.2L</sub>	Sinusoidal Jitter <sup>(4)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45		UI	
JT_SJ <sub>2.5</sub>	Sinusoidal Jitter <sup>(4)</sup>	2.5 Gb/s	0.50		UI	
JT_SJ <sub>1.25</sub>	Sinusoidal Jitter <sup>(4)</sup>	1.25 Gb/s	0.50		UI	

Table 47: GTX\_DUAL Tile Receiver Switching Characteristics (Cont'd)

Symbol	Description		Min	Typ	Max	Units
JT_SJ <sub>750</sub>	Sinusoidal Jitter <sup>(4)(6)</sup>	750 Mb/s	0.57			UI
JT_SJ <sub>150</sub>	Sinusoidal Jitter <sup>(4)(6)</sup>	150 Mb/s	0.57			UI
<b>SJ Jitter Tolerance with Stressed Eye<sup>(3)</sup></b>						
JT_TJSE <sub>4.25</sub>	Total Jitter with Stressed Eye <sup>(7)</sup>	4.25 Gb/s	0.69			UI
JT_SJSE <sub>4.25</sub>	Sinusoidal Jitter with Stressed Eye <sup>(7)</sup>	4.25 Gb/s	0.1			UI

**Notes:**

- Using PLL\_RXDIVSEL\_OUT = 1, 2, and 4.
- Indicates the maximum offset between the receiver reference clock and the serial data. For example, a reference clock with ±100 ppm resolution results in a maximum offset of 200 ppm between the reference clock and the serial data.
- All jitter values are based on a Bit Error Ratio of 1e<sup>-12</sup>.
- Using 80 MHz sinusoidal jitter only in the absence of deterministic and random jitter.
- PLL frequency at 1.6 GHz and OUTDIV = 1.
- GREFCLK can be used for serial data rates up to 1.0 Gb/s, but performance is not guaranteed.
- Composite jitter with RX equalizer enabled. DFE disabled.

## CRC Block Switching Characteristics

Table 48: CRC Block Switching Characteristics

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>CRC</sub>	CRCCLK maximum frequency	325	325	270	MHz

## Ethernet MAC Switching Characteristics

Consult [UG194](#): *Virtex-5 FPGA Tri-mode Ethernet Media Access Controller User Guide* for further information.

Table 49: Maximum Ethernet MAC Performance

Symbol	Description	Conditions	Speed Grade			Units
			-3	-2	-1	
F <sub>TEMACCLIENT</sub>	Client interface maximum frequency	10 Mb/s – 8-bit width	1.25	1.25	1.25	MHz
		100 Mb/s – 8-bit width	12.5	12.5	12.5	MHz
		1000 Mb/s – 8-bit width	125	125	125	MHz
		2000 Mb/s – 16-bit width	125	125	125	MHz
F <sub>TEMACPHY</sub>	Physical interface maximum frequency	10 Mb/s – 4-bit width	2.5	2.5	2.5	MHz
		100 Mb/s – 4-bit width	25	25	25	MHz
		1000 Mb/s – 8-bit width	125	125	125	MHz
		2000 Mb/s – 8-bit width	250	250	250	MHz

## Endpoint Block for PCI Express Designs Switching Characteristics

Consult [UG197](#): *Virtex-5 FPGA Integrated Endpoint Block for PCI Express Designs User Guide* for further information.

Table 50: Maximum Performance for PCI Express Designs

Symbol	Description	Speed Grade			Units
		-3	-2	-1	
F <sub>PCIECORE</sub>	Core clock maximum frequency	250	250	250	MHz
F <sub>PCIEUSER</sub>	User clock maximum frequency	250	250	250	MHz