



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**IA8044/IA8344**  
**SDLC Communications Controller**  
**Data Sheet**

Copyright © 2010 by Innovasic Semiconductor, Inc.

Published by Innovasic Semiconductor, Inc.  
3737 Princeton Drive NE, Suite 130, Albuquerque, NM 87107

Intel® is a registered trademark of Intel Corporation.  
MILES™ is a trademark of Innovasic Semiconductor, Inc.

## TABLE OF CONTENTS

List of Figures .....	6
List of Tables .....	7
1. Introduction.....	9
1.1 Features .....	9
1.2 Variants .....	10
2. Packaging, Pin Descriptions, and Physical Dimensions.....	10
2.1 PDIP Package .....	11
2.2 PDIP Physical Dimensions.....	13
2.3 PLCC Package.....	14
2.4 PLCC Physical Dimensions .....	16
3. Maximum Ratings and DC Characteristics .....	17
4. Functional Description.....	17
4.1 Functional Block Diagram .....	17
4.2 Input/Output Characteristics .....	19
4.3 Memory Organization .....	20
4.3.1 Program Memory.....	20
4.3.2 External Data Memory .....	20
4.3.3 Internal Data Memory.....	20
4.3.4 Bit Addressable Memory.....	22
4.4 Special Function Registers .....	23
4.5 Ports.....	24
4.6 Port Registers .....	24
4.6.1 Port 0 (P0).....	24
4.6.2 Port 1 (P1).....	25
4.6.3 Port 2 (P2).....	25
4.6.4 Port 3 (P3).....	25
4.7 Timers/Counters .....	26
4.7.1 Timers 0 and 1 .....	26
4.7.2 Mode 0 .....	26
4.7.3 Mode 1 .....	27
4.7.4 Mode 2 .....	27
4.7.5 Mode 3 .....	27
4.7.6 Timer Mode (TMOD).....	27
4.7.7 Timer Control (TCON).....	28
4.7.8 Timer 0 High Byte (TH0) .....	29
4.7.9 Timer 0 Low Byte (TL0) .....	29
4.7.10 Timer 1 High Byte (TH1) .....	29
4.7.11 Timer 1 Low Byte (TL1) .....	29
4.7.12 Timer/Counter Configuration .....	30
4.8 General CPU Registers.....	32

4.8.1	Accumulator (ACC).....	32
4.8.2	B Register (B) .....	32
4.8.3	Program Status Word (PSW).....	32
4.8.4	Stack Pointer (SP).....	33
4.8.5	Data Pointer (DPTR) .....	33
4.9	Interrupts .....	34
4.9.1	External Interrupts .....	34
4.9.2	Timer 0 and Timer 1 Interrupts .....	34
4.9.3	Serial Interface Unit Interrupt.....	34
4.9.4	Interrupt Priority Level Structure .....	34
4.9.5	Interrupt Handling .....	35
4.9.6	Interrupt Priority Register (IP).....	35
4.9.7	Interrupt Enable Register (IE) .....	36
4.10	SIU—Serial Interface Unit.....	36
4.10.1	SIU Special Function Registers .....	37
4.10.2	Serial Mode Register (SMD) .....	37
4.10.3	Status/Command Register (STS).....	38
4.10.4	Send/Receive Count Register (NSNR) .....	39
4.10.5	Station Address Register (STAD) .....	40
4.10.6	Transmit Buffer Start Address Register (TBS) .....	40
4.10.7	Transmit Buffer Length Register (TBL).....	40
4.10.8	Transmit Control Byte Register (TCB) .....	40
4.10.9	Receive Buffer Start Address Register (RBS) .....	41
4.10.10	Receive Buffer Length Register (RBL) .....	41
4.10.11	Receive Field Length Register (RFL).....	41
4.10.12	Receive Control Byte Register (RCB) .....	41
4.10.13	DMA Count Register (DMA CNT).....	42
4.10.14	DMA Count Register (FIFO).....	42
4.10.15	SIU State Counter (SIUST) .....	42
4.11	Data Clocking Options .....	43
4.12	Operational Modes .....	43
4.13	Frame Format Options .....	44
4.14	HDLC Restrictions .....	46
4.15	SIU Details .....	46
4.15.1	BIP .....	46
4.15.2	BYP.....	48
4.16	Diagnostics .....	48
5.	AC Specifications .....	50
5.1	Memory Access Waveforms .....	51
5.2	Serial I/O Waveforms.....	55

6.	Reset .....	56
7.	Instruction Set.....	57
8.	Innovasic/Intel Part Number Cross-Reference Tables .....	61
9.	Errata.....	62
	9.1    Summary .....	62
	9.2    Detail .....	62
10.	Revision History .....	64
11.	For Additional Information.....	65

## **LIST OF FIGURES**

Figure 1. IA8044 and IA8344 40-Lead PDIP Package Diagram.....	11
Figure 2. PDIP Physical Package Dimensions .....	13
Figure 3. IA8044 and IA8344 44-Pin PLCC Package Diagram.....	14
Figure 4. PLCC Physical Package Dimensions .....	16
Figure 5. Functional Block Diagram .....	18
Figure 6. Internal Data Memory Addresses 00h to FFh .....	21
Figure 7. Timer 0 Mode 0 .....	30
Figure 8. Timer 0 Mode 1 .....	30
Figure 9. Timer 0 Mode 2 .....	31
Figure 10. Timer 0 Mode 3 .....	31
Figure 11. Bit and Byte Processors.....	47
Figure 12. Diagnostic Signal Routing.....	49
Figure 13. Program Memory Read Cycle .....	52
Figure 14. Data Memory Read Cycle .....	53
Figure 15. Data Memory Write Cycle .....	54
Figure 16. Synchronous Data Transmission .....	55
Figure 17. Synchronous Data Reception .....	55

## **LIST OF TABLES**

Table 1. IA8044 and IA8344 40-Lead PDIP Pin Listing.....	12
Table 2. IA8044 and IA8344 44-Pin PLCC Pin Listing .....	15
Table 3. IA8044 and IA8344 Absolute Maximum Ratings.....	17
Table 4. IA8044 and IA8344 DC Characteristics.....	17
Table 5. Input/Output Characteristics of IC Signals.....	19
Table 6. Reset Vectors .....	20
Table 7. SFR Bit Addressable Locations .....	22
Table 8. Internal RAM Bit Addressable Locations .....	22
Table 9. Special Function Registers.....	23
Table 10. Additional Functions of Port P3 .....	24
Table 11. Port 0 Register .....	25
Table 12. Port 1 Register .....	25
Table 13. Port 2 Register .....	25
Table 14. Port 3 Register .....	26
Table 15. Timer Mode Register .....	27
Table 16. Timer Mode Select Bits .....	28
Table 17. Timer Control Register .....	28
Table 18. Timer 0 High Byte Register.....	29
Table 19. Timer 0 Low Byte Register .....	29
Table 20. Timer 1 High Byte Register.....	29
Table 21. Timer 1 Low Byte Register .....	29
Table 22. Accumulator Register .....	32
Table 23. B Register .....	32
Table 24. Program Status Word Register .....	32
Table 25. RS1/RS0 Bank Selections by State.....	33
Table 26. Stack Pointer .....	33
Table 27. Data Pointer (High) Register .....	33
Table 28. Data Pointer (Low) Register .....	33
Table 29. Interrupt Priority Register.....	35
Table 30. Interrupt Enable Register .....	36
Table 31. Serial Mode Register .....	37
Table 32. Serial Mode Select Clock Mode Bits.....	38
Table 33. Status/Command Register.....	38
Table 34. Send/Receive Count Register .....	39
Table 35. Station Address Register.....	40
Table 36. Transmit Buffer Start Address Register.....	40
Table 37. Transmit Buffer Length Register .....	40
Table 38. Transmit Control Byte Register .....	41
Table 39. Receive Buffer Start Address Register .....	41
Table 40. Receive Buffer Length Register .....	41

Table 41. Receive Field Length Register.....	41
Table 42. Receive Control Byte Register .....	42
Table 43. DMA Count Register (DMA CNT).....	42
Table 44. DMA Count Register (FIFO).....	42
Table 45. SIU State Counter .....	42
Table 46. Basic SDLC Frame .....	44
Table 47. Frame Format Options .....	45
Table 48. External Program Memory Characteristics.....	50
Table 49. External Data Memory Characteristics.....	50
Table 50. Serial Interface Characteristics .....	51
Table 51. External Clock Drive Characteristics .....	51
Table 52. Reset Values Register .....	56
Table 53. Arithmetic Operations.....	57
Table 54. Logic Operations.....	58
Table 55. Data Transfer .....	59
Table 56. Boolean Manipulation.....	60
Table 57. Program Branches.....	60
Table 58. Innovasic/Intel Part Number Cross-Reference for the PDIP .....	61
Table 59. Innovasic/Intel Part Number Cross-Reference for the PLCC.....	61
Table 60. Summary of Errata.....	62
Table 61. Revision History .....	64

## **1. Introduction**

The Innovasic Semiconductor IA8044 and IA8344 are “plug-and-play” drop-in replacements and are form, fit, and function compatible parts to the Intel® 8044 and 8344 (see [Chapter 4, Innovasic/Intel Part Number Cross-Reference Tables](#)). These devices are produced using Innovasic’s Managed IC Lifetime Extension System (MILEST™). This cloning technology, which produces replacement ICs beyond simple emulations, ensures complete compatibility with the original device, including any “undocumented features.” Additionally, the MILEST™ process captures the clone design in such a way that production of the clone can continue even as silicon technology advances. The IA8044 and IA8344 replace the obsolete Intel 8044 and 8344, allowing users to retain existing board designs, software compilers/assemblers, and emulation tools—thus avoiding expensive redesign efforts.

The IA8044 and IA8344 are Fast Single-Chip 8-Bit Microcontrollers with an integrated SDLC/HDLC serial interface controller. They are fully functional 8-Bit Embedded Controllers that execute all ASM51 instructions and have the same instruction set as the Intel 80C51. The IA8044 and IA8344 can access the instructions from two types of program memory, serve software and hardware interrupts, and provide interface for serial communications and a timer system. The IA8044 and IA8344 are fully compatible with the Intel® 8X44 series.

This data sheet documents all necessary engineering information about the IA8044 and IA8344 including functional and I/O descriptions, electrical characteristics, and applicable timing.

### **1.1 Features**

- Form, fit, and function compatible with the Intel 8044 and 8344
- Packaging options available in both leaded and RoHS versions:
  - 40-Pin Plastic Dual In-Line Package (PDIP) (see [IA8044 40-Lead PDIP Package Diagram](#))
  - 44-Pin Plastic Leaded Chip Carrier (PLCC) (see [IA8344 44-Pin PLCC Package Diagram](#))
- 8-bit control unit (see [Functional Block Diagram](#))
- 8-bit arithmetic-logic unit with 16-bit multiplication and division
- 12-MHz clock
- Four 8-bit input/output ports
- Two 16-bit timer/counters
- Serial interface unit with SDLC/HDLC compatibility
- 2.4-Mbps maximum serial data rate
- Two-level priority interrupt system
- 5 interrupt sources
- Internal clock prescaler and phase generator
- 192 bytes of read/write data memory space
- 64-Kbyte external program memory space

- 64-Kbyte external data memory space
- 4-Kbyte internal ROM (IA8044 only)

## **1.2 Variants**

- IA8044
  - 4-Kbyte internal ROM with R0117 version 2.3 firmware
  - 192-byte internal RAM
  - 64-Kbyte external program and data space
- IA8344
  - 192-byte internal RAM
  - 64-Kbyte external program and data space


## **2. Packaging, Pin Descriptions, and Physical Dimensions**

The Innovasic Semiconductor IA8044 and IA8344 serial controllers are available in the following packages:

- 40-Pin Plastic Dual In-Line Package (PDIP), equivalent to original PDIP package  
(see [Physical Package Dimensions](#))
- 44-Lead Plastic Leaded Chip Carrier (PLCC), equivalent to original PLCC package  
(see [Physical Package Dimensions](#))

## 2.1 PDIP Package

The pinout for the IA8044 and IA8344 40 PDIP package is as shown in Figure 1. Although Figure 1 shows “IA8X44,” each device has a complete part number marked on its face (see Chapter 8, Innovasic/Intel Part Number Cross-Reference Tables). The corresponding pinout is provided in Table 1.




**Figure 1. IA8044 and IA8344 40-Lead PDIP Package Diagram**

**Table 1. IA8044 and IA8344 40-Lead PDIP Pin Listing**

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	P1.0	11	P3.1 (TXD)	21	P2.0 (A8)	31	EA
2	P1.1	12	P3.2 (INT0)	22	P2.1 (A9)	32	P0.7 (AD7)
3	P1.2	13	P3.3 (INT1)	23	P2.2 (A10)	33	P0.6 (AD6)
4	P1.3	14	P3.4 (T0)	24	P2.3 (A11)	34	P0.5 (AD5)
5	P1.4	15	P3.5 (SCLK/T1)	25	P2.4 (A12)	35	P0.4 (AD4)
6	P1.5	16	P3.6 (WR)	26	P2.5 (A13)	36	P0.3 (AD3)
7	P1.6 (RTS)	17	P3.7 (RD)	27	P2.6 (A14)	37	P0.2 (AD2)
8	P1.7 (CTS)	18	XTAL2	28	P2.7 (A15)	38	P0.1 (AD1)
9	RST	19	XTAL1	29	PSEN	39	P0.0 (AD0)
10	P3.0 (RXD)	20	VSS	30	ALE	40	VCC

## 2.2 PDIP Physical Dimensions


The physical dimensions for the 40 PDIP are as shown in Figure 2.



**Figure 2. PDIP Physical Package Dimensions**

### 2.3 PLCC Package

The pinout for the IA8044 and IA8344 44 PLCC package is as shown in Figure 3. Although Figure 3 shows “IA8X44,” each device has a complete part number marked on its face (see [Chapter 8, Innovasic/Intel Part Number Cross-Reference Tables](#)). The corresponding pinout is provided in Table 2.




**Figure 3. IA8044 and IA8344 44-Pin PLCC Package Diagram**

**Table 2. IA8044 and IA8344 44-Pin PLCC Pin Listing**

Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	N.C.	12	N.C.	23	N.C.	34	N.C.
2	P1.0	13	P3.1	24	P2.0	35	EA
3	P1.1	14	P3.2	25	P2.1	36	P0.7
4	P1.2	15	P3.3	26	P2.2	37	P0.6
5	P1.3	16	P3.4	27	P2.3	38	P0.5
6	P1.4	17	P3.5	28	P2.4	39	P0.4
7	P1.5	18	P3.6	29	P2.5	40	P0.3
8	P1.6	19	P3.7	30	P2.6	41	P0.2
9	P1.7	20	XTAL2	31	P2.7	42	P0.1
10	RST/VPD	21	XTAL1	32	PSEN	43	P0.0
11	P3.0	22	VSS	33	ALE	44	VCC

## 2.4 PLCC Physical Dimensions

The physical dimensions for the 44 PLCC are as shown in Figure 4.



**Figure 4. PLCC Physical Package Dimensions**

### 3. Maximum Ratings and DC Characteristics

The IA8044/IA8344 absolute maximum ratings and DC characteristics are provided in Tables 3 and 4, respectively.

**Table 3. IA8044 and IA8344 Absolute Maximum Ratings**

Parameter	Rating
Ambient temperature under bias	-40°C to +85°C
Storage temperature	-40°C to +150°C
Power supply ( $V_{DD}$ )	-0.3 to +6VDC
Voltage on any pin to VSS	-0.3 to ( $V_{DD}$ +0.3) <sup>a</sup>
Power dissipation	2W

<sup>a</sup>This device does not contain EPROM or its related programming circuitry. Therefore, this limit must be adhered to especially for input pin EA, which is used as the programming voltage pin in the Intel device. Exceeding the listed maximum voltage will cause damage to the device.

**Table 4. IA8044 and IA8344 DC Characteristics**


Symbol	Parameter	Min	Typ	Max	Unit
VIL	Input Low Voltage	—	—	0.8	V
VIH	Input High Voltage	2.0	—	—	V
VOL	Output Low Voltage ( $I_{OL}$ = 4mA)	—	—	0.4	V
VOH	Output High Voltage ( $I_{OH}$ = 4mA)	3.5	—	—	V
RPU	Pull-Up Resistance (Ports 1, 2, 3)	—	50	—	KW
RPD	Pull-Down Resistance (RST)	—	50	—	KW
III <sub>L</sub>	Input Low Current (Ports 1, 2, 3)	-200	—	1	µA
III <sub>L1</sub>	Input Low Current (PO, EA)	-1	—	1	µA
III <sub>H</sub>	Input High Current (RST)	-1	—	200	µA
III <sub>H1</sub>	Input High Current (PO, EA)	-1	—	1	µA
IOZ	Tri-state Leakage Current (Port 0)	-10	—	10	µA
ICC	Power Supply Current (@ 12 MHz)	—	—	50	mA
CIO	Pin Capacitance	—	4	—	pF

### 4. Functional Description

#### 4.1 Functional Block Diagram

A functional block diagram of the IA8044 and IA8344 is shown in Figure 5. Descriptions of the functional modules are provided in the following subsections.

I/O for Memory, SIU, DMA, Interrupts, and Timers



**Figure 5. Functional Block Diagram**

## 4.2 Input/Output Characteristics

Table 5 describes the I/O characteristics for each signal on the IC. The signal names correspond to those on the pinout diagrams provided. The table provides the I/O description of the IA8044 and the IA8344.

**Table 5. Input/Output Characteristics of IC Signals**

Name	Type	Description
RST	I	Reset—This pin will cause the chip to reset when held high for two machine cycles while the oscillator is running.
ALE	O	Address Latch Enable—Used to latch the address on the falling edge for external memory accesses.
PSEN	O	Program Store Enable—When low, acts as an output enable for external program memory.
EA	I	External Access—When held low, EA will cause the IA8044/IA8344 to fetch instructions from external memory.
P0.7–P0.0	I/O	Port 0—8-bit I/O port and low order multiplexed address/data byte for external accesses.
P1.7–P1.0	I/O	Port 1—8-bit I/O port. Two bits have alternate functions, P1.6 (RTS) and P1.7 (CTS).
P2.7–P2.0	I/O	Port 2—8-bit I/O port. It also functions as the high order address byte during external accesses.
P3.7–P3.0	I/O	Port 3—8-bit I/O port. Port 3 bits also have alternate functions as described below. P3.0 (RXD)—Receives data input for SIU or direction control for P3.1 dependent upon data link configuration. P3.1 (TXD)—Transmits data output for SIU or data input/output dependent upon data link configuration. Also enables diagnostic mode when cleared. P3.2 (INT0)—Interrupt 0 input or gate control input for Counter 0. P3.3 (INT1)—Interrupt 1 input or gate control input for Counter 1. P3.4 (T0)—Input to Counter 0. P3.5 (SCLK/T1)—SCLK input to SIU or input to Counter 1. P3.6 (WR)—External memory write signal. P3.7 (RD)—External memory read signal.
XTAL1	I	Crystal Input 1—Connects to VSS when external clock is used on XTAL2. May be connected to a crystal (with XTAL2) or may be driven directly with a clock source (XTAL2 not connected).
XTAL2	O	Crystal Input 2—May be connected to a crystal (with XTAL1) or may be driven directly with an inverted clock source (XTAL1 tied to ground).
VSS	P	Ground.
VCC	P	+5V power.

## 4.3 Memory Organization

### 4.3.1 Program Memory

Program Memory includes interrupt and Reset vectors. The interrupt vectors are spaced at 8-byte intervals, starting from 0003H for External Interrupt 0.

**Table 6. Reset Vectors**

Location	Service
0003H	External Interrupt 0
000BH	Timer 0 overflow
0013H	External Interrupt 1
001BH	Timer 1 overflow
0023H	SIU Interrupt

These locations may be used for program code, if the corresponding interrupts are not used (disabled). The program memory space is 64K, from 0000H to FFFFH. The lowest 4K of program code (0000H to 0FFFH) can be fetched from external or internal program memory. This selection is made by strapping pin “EA” (External Address) to GND or VCC. If during reset “EA” is held low, all the program code is fetched from external memory. If during reset “EA” is held high, the lowest 4K of program code (0000H to 0FFFH) is fetched from internal memory (ROM). Program memory addresses above 4K (0FFFH) will cause the program code to be fetched from external memory regardless of the setting of “EA.”

### 4.3.2 External Data Memory

The IA8044/IA8344 Microcontroller core incorporates the Harvard architecture, with separate code and data spaces. The code from external memory is fetched by “psen” strobe, while data is read from RAM by Bit [7] of P3 (read strobe) and written to RAM by Bit [6] of P3 (write strobe). The External Data Memory space is active only by addressing through use of the MOVX instruction and the 16-bit Data Pointer Register (DPTR). A smaller subset of external data memory (8-bit addressing) may be accessed by using the MOVX instruction with register indexed addressing.

### 4.3.3 Internal Data Memory

As presented in Figure 6, the Internal Data Memory address is always one byte wide. The memory space is 192 bytes large (00H to BFH), and can be accessed by either direct or indirect addressing. The special function registers (SFRs) occupy the upper 128 bytes. This SFR area is available only by direct addressing. Internal memory that overlaps the SFR address space is only accessible by indirect addressing.




Figure 6. Internal Data Memory Addresses 00h to FFh

#### 4.3.4 Bit Addressable Memory

Both the internal RAM and the SFRs have locations that are bit addressable in addition to the byte addressable locations (see Tables 7 and 8).

**Table 7. SFR Bit Addressable Locations**

Byte Address	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]	Register
F0h	F7h	F6h	F5h	F4h	F3h	F2h	F1h	F0h	B
E0h	E7h	E6h	E5h	E4h	E3h	E2h	E1h	E0h	ACC
D8h	DFh	DEh	DDh	DCh	DBh	DAh	D9h	D8h	NSNR
D0h	D7h	D6h	D5h	D4h	D3h	D2h	D1h	D0h	PSW
C8h	CFh	CEh	CDh	CCh	CBh	CAh	C9h	C8h	STS
B8h	—	—	—	BCh	BBh	BAh	B9h	B8h	IP
B0h	B7h	B6h	B5h	B4h	B3h	B2h	B1h	B0h	P3
A8h	AFh	—	—	ACh	ABh	AAh	A9h	A8h	IE
A0h	A7h	A6h	A5h	A4h	A3h	A2h	A1h	A0h	P2
90h	97h	96h	95h	94h	93h	92h	91h	90h	P1
88h	8Fh	8Eh	8Dh	8Ch	8Bh	8Ah	89h	88h	TCON
80h	87h	86h	85h	84h	83h	82h	81h	80h	P0

**Table 8. Internal RAM Bit Addressable Locations**

Byte Address	Bit [7]	Bit [6]	Bit [5]	Bit [4]	Bit [3]	Bit [2]	Bit [1]	Bit [0]	
30h-BFh	Upper Internal RAM Locations								
2Fh	7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h	
2Eh	77h	76h	75h	74h	73h	72h	71h	70h	
2Dh	6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h	
2Ch	67h	66h	65h	64h	63h	62h	61h	60h	
2Bh	5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h	
2Ah	57h	56h	55h	54h	53h	52h	51h	50h	
29h	4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h	
28h	47h	46h	45h	44h	43h	42h	41h	40h	
27h	3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h	
26h	37h	36h	35h	34h	33h	32h	31h	30h	
25h	2Fh	2Eh	2Dh	2Ch	2Bh	2Ah	29h	28h	
24h	27h	26h	25h	24h	23h	22h	21h	20h	
23h	1Fh	1Eh	1Dh	1Ch	1Bh	1Ah	19h	18h	
22h	17h	16h	15h	14h	13h	12h	11h	10h	
21h	0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h	
20h	07h	06h	05h	04h	03h	02h	01h	00h	
18h-1Fh	Register Bank 3								
10h-17h	Register Bank 2								
08h-0Fh	Register Bank 1								
00h-07h	Register Bank 0								

#### 4.4 Special Function Registers

Table 9 presents the SFRs of the IA8044 and IA8344.

**Table 9. Special Function Registers**

Symbol	Register Description	Byte Address (Hex)	Bit Addresses (Hex) (MSB–LSB)
ACC	Accumulator	E0h	E7h–E0h
B	B register	F0h	F7h–F0h
PSW	Program Status Word	D0h	D7h–D0h
SP	Stack Pointer	81h	–
DPH	Data Pointer High Byte	82h	–
DPL	Data Pointer Low Byte	83h	–
P0	Port 0	80h	87h–80h
P1	Port 1	90h	97h–90h
P2	Port 2	A0h	A7h–A0h
P3	Port 3	B0h	B7h–B0h
IP	Interrupt Priority	B8h	BCh–B8h
IE	Interrupt Enable	A8h	AFh,ACh–A8h
TMOD	Timer/Counter Mode	89h	–
TCON	Timer/Counter Control	88h	8Fh–88h
TH0	Timer/Counter 0 high byte	8Ch	–
TL0	Timer/Counter 0 low byte	8Ah	–
TH1	Timer/Counter 1 high byte	8Dh	–
TL1	Timer/Counter 1 low byte	8Bh	–
SMD	Serial Mode	C9h	–
STS	SIU Status and Command	C8h	CFh–C8h
NSNR	SIU Send/Receive Count	D8h	DFh–D8h
STAD	SIU Station Address	CEh	–
TBS	Transmit Buffer Start Address	DCh	–
TBL	Transmit Buffer Length	DBh	–
TCB	Transmit Control Byte	DAh	–
RBS	Receive Buffer Start Address	CCh	–
RBL	Receive Buffer Length	CBh	–
RFL	Receive Field Length	CDh	–
RCB	Receive Control Byte	CAh	–
DMA CNT	DMA Count	CFh	–
FIFO	FIFO contents (3 bytes)	DF,DE,DDh	–
SIUST	SIU State Counter	D9h	–

## 4.5 Ports

Ports P0, P1, P2, and P3 are SFRs. The contents of the SFR can be observed on corresponding pins on the chip. Writing a “1” to any of the ports causes the corresponding pin to be at high level (VCC), and writing a “0” causes the corresponding pin to be held at low level (GND).

All four ports on the chip are bi-directional. Each of them consists of a Latch (SFR P0 to P3), an output driver, and an input buffer, so the CPU can output or read data through any of these ports if they are not used for alternate purposes.

Ports P0, P1, P2, and P3 can perform some alternate functions. Ports P0 and P2 are used to access external memory. In this case, port “p0” outputs the multiplexed lower eight bits of address with “ALE” strobe high and then reads/writes eight bits of data. Port P2 outputs the higher eight bits of address. Keeping “ea” pin low (tied to GND) activates this alternate function for Ports P0 and P2.

Port P3 and P1 can perform some alternate functions. The pins of Port P3 are multifunctional. They can perform the additional functions described in Table 10.

**Table 10. Additional Functions of Port P3**

Pin	Symbol	Function
P3.0	RxD, I/O	In point-to-point or multipoint configurations (SMD.3 = 0) this pin is I/O and signals the direction of data flow on DATA (P3.1). In loop mode (SMD.3 = 1) and diagnostic mode this pin is RxD, Receive Data input.
P3.1	TxD, DATA	In point-to-point or multipoint configurations (SMD.3 = 0) this pin is DATA and is the transmit/receive data pin. In loop mode (SMD.3 = 1) this pin is the transmit data, TxD pin. Writing a “0” to this port buffer bit enables the diagnostic mode.
P3.2	INT0	External Interrupt 0 input. Also gate control input for Counter 0.
P3.3	INT1	External Interrupt 1 input. Also gate control input for Counter 1.
P3.4	T0	Timer/Counter 0 external input. Setting the appropriate bits in the Special Function Registers TCON and TMOD activates this function.
P3.5	T1, SCLK	Timer/Counter 1 external input. Setting the appropriate bits in the SFRs TCON and TMOD activates this function. Can also function as the external clock source for the SIU.
P3.6	WR	External Data Memory write strobe, active LOW. This function is activated by a CPU write access to External Data Memory (i.e., MOVX @DPTR, A).
P3.7	RD	External Data Memory read strobe, active LOW. This function is activated by a CPU read access from External Data Memory (i.e., MOVX A, @DPTR).
P1.6	RTS	Request To Send output, active low.
P1.7	CTS	Clear To Send input, active low.

## 4.6 Port Registers

### 4.6.1 Port 0 (P0)

Table 11 presents the values for Port 0 (P0), a general purpose, 8-bit, I/O port and multiplexed low order address and data bus with open-drain output buffers.

**Table 11. Port 0 Register**

7	6	5	4	3	2	1	0
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0

#### 4.6.2 Port 1 (P1)

Table 12 presents the values for Port 1 (P1), a general purpose, eight-bit, I/O port with pullups and auxiliary functions.

**Table 12. Port 1 Register**

7	6	5	4	3	2	1	0
CTS/P1.7	RTS/P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

- Bit [7]—P1.7/Clear To Send input
- Bit [6]—P1.6/Request To Send output
- Bit [5]—P1.5
- Bit [4]—P1.4
- Bit [3]—P1.3
- Bit [2]—P1.2
- Bit [1]—P1.1
- Bit [0]—P1.0

#### 4.6.3 Port 2 (P2)

Table 13 presents the values for Port 2, a general purpose, 8-bit, I/O port with pullups and high order address bus.

**Table 13. Port 2 Register**

7	6	5	4	3	2	1	0
P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0

#### 4.6.4 Port 3 (P3)

Table 14 presents the values for Port 2, a general purpose, 8-bit I/O port with pullups and auxiliary functions. Bits on this port also function as the SIU data transmit/receive I/O, external interrupt inputs, timer inputs and the read and write strobes for external memory accesses.