# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ICE5xRxxxAG



# Fixed Frequency 700 V/800 V CoolSET™ - in DSO-12 Package

# Product highlights

- Integrated 700 V/ 800 V avalanche rugged CoolMOS™
- Enhanced Active Burst Mode with selectable entry and exit standby power to reach the lowest standby power <100 mW</li>
- Digital frequency reduction for better overall system efficiency
- Fast startup achieved with cascode configuration
- Frequency jitter and soft gate driving for low EMI
- Integrated error amplifier
- Comprehensive protection with input line over voltage protection
- Pb-free lead plating, halogen-free mold compound, RoHS compliant

#### Features

- Integrated 700 V/ 800 V avalanche rugged CoolMOS<sup>™</sup>
- Enhanced Active Burst Mode with selectable entry and exit standby power
- Digital frequency reduction for better overall system efficiency
- Fast startup achieved with cascode configuration
- DCM and CCM operation with slope compensation
- Frequency jitter and soft gate driving for low EMI
- Built-in digital soft start
- Integrated error amplifier to support direct feedback in non-isolated flyback
- Comprehensive protection with input line over voltage protection, V<sub>cc</sub> over voltage, V<sub>cc</sub> under voltage, overload/open loop, over temperature and Current Sense (CS) short to GND
- All protections are in auto restart mode
- Limited charging current for V<sub>cc</sub> short to GND

#### **Applications**

- Auxiliary power supply for home appliances/white goods, TV, PC & server
- Blu-ray player, set-top box & LCD/LED monitor

# **Product validation**

Fully qualified according to JEDEC for Industrial Applications

## Description

The ICE5xRxxxAG is the 5<sup>th</sup> generation of fixed frequency integrated power IC (CoolSET<sup>™</sup>) optimized for off-line switch mode power supply in cascode configuration. The CoolSET<sup>™</sup> package has 2 separate chips inside; one is controller chip and the other is a 700 V/ 800 V CoolMOS<sup>™</sup> chip. The cascode configuration helps achieve fast startup. The frequency reduction with soft gate driving and frequency jitter operation offers lower EMI and better efficiency between light load and 50% load. The selectable entry and exit standby power ABM enables flexibility and ultra-low power consumption at standby mode with small and controllable output voltage ripple. The product has a wide operating range (10.0 ~ 25.5 V) of IC power supply and lower power consumption. The numerous protection functions with adjustable line over voltage protection support the power supply system in failure situations. All these make the 5<sup>th</sup> generation CoolSET<sup>™</sup> series an outstanding integrated power stage fixed frequency flyback converter in the market.








Figure 1 Typical application in isolated flyback using TL431 and optocoupler




Figure 2 Typical application in non-isolated flyback utilizing integrated error amplifier

# Output power of 5<sup>th</sup> generation Fixed-Frequency CoolSET™

TUDICI										
Туре	Package	Marking	Vds	Fsw	R <sub>DSon</sub> 1	220 V AC ±20% <sup>2</sup> at DCM	85-300 V AC <sup>2</sup> at DCM	85-300 V AC <sup>2</sup> at CCM		
ICE5AR4770AG	PG-DSO-12	5AR4770AG	700 V	100 kHz	4.73 Ω	27 W	15 W	16 W		
ICE5GR4780AG	PG-DSO-12	5GR4780AG	800 V	125 kHz	4.13 Ω	27.5 W	15 W	16 W		
ICE5GR2280AG	PG-DSO-12	5GR2280AG	800 V	125 kHz	2.13 Ω	41 W	23 W	24 W		
ICE5GR1680AG	PG-DSO-12	5GR1680AG	800 V	125 kHz	1.53 Ω	48 W	27 W	28 W		
ICE5AR0680AG	PG-DSO-12	5AR0680AG	800 V	100 kHz	0.71 Ω	68 W	40 W	42 W		

Table 1 Output power of 5<sup>th</sup> generation Fixed-Frequency CoolSET™

 $^{1}$  Typ. at T\_ =25 °C (inclusive of low side MOSFET)

<sup>2</sup> Calculated maximum output power rating in an open frame design at T<sub>a</sub>=50 °C, T<sub>J</sub>=125 °C (integrated high voltage MOSFET) and using minimum drain pin copper area in a 2 oz copper single sided PCB. The output power figure is for selection purpose only. The actual power can vary depending on particular designs. Please contact to a technical expert from Infineon for more information.



# Table of contents

Produ	ıct highlights	1
Featu	res	1
Applie	cations	1
Produ	ıct validation	1
Descr	iption	1
	' It power of 5 <sup>th</sup> generation Fixed-Frequency CoolSET™	
	of contents	
1	Pin configuration and functionality	
2	Representative block diagram	
_	Functional description	
<b>3</b> 3.1	•	
	V <sub>cc</sub> pre-charging and typical V <sub>cc</sub> voltage during start-up	
3.2	Soft-start	
3.3	Normal operation	
3.3.1	PWM operation and peak current mode control	
3.3.1.		
3.3.1.		
3.3.2	Current sense	
3.3.3	Frequency reduction	
3.3.4	Slope compensation	
3.3.5	Oscillator and frequency jittering	
3.3.6	Modulated gate drive	
3.4	Peak current limitation	
3.4.1	Propagation delay compensation	
3.5	Active Burst Mode (ABM) with selectable power level	
3.5.1	Entering ABM operation	
3.5.2	During ABM operation	
3.5.3	Leaving ABM operation	
3.5.4	ABM configuration	
3.6	Non-isolated/isolated configuration	
3.7	Protection functions	
3.7.1	Line over voltage	17
3.7.2	V <sub>cc</sub> over/under voltage	
3.7.3	Overload/ open loop	
3.7.4	Over temperature	
3.7.5	CS short to GND	
3.7.6	V <sub>cc</sub> short to GND	18
3.7.7	Protection modes	18
4	Electrical characteristics	20
4.1	Absolute maximum ratings	20
4.2	Operating range	21
4.3	Operating conditions	21
4.4	Internal voltage reference	22
4.5	PWM section	22
4.6	Error amplifier	23
4.7	Current sense	23
4.8	Soft start	23




4.9	Active Burst Mode	
4.10	Line over voltage protection	24
4.11	V <sub>cc</sub> over voltage protection	
4.12	Overload protection	
4.13	Thermal protection	
4.14	CS short to GND protection	
4.15	CoolMOS <sup>™</sup> section	
5	CoolMOS <sup>™</sup> performance characteristics	27
6	Output power curve	
7	Outline dimension	
8	Marking	
Revis	ion history	41



# 1 Pin configuration and functionality

The pin configuration is shown in Figure 3 and the functions are described in Table 2.



#### Figure 3 Pin configuration

#### Table 2Pin definitions and functions


Pin	Symbol	Function
1	VIN	Input Line Over Voltage Protection (LOVP)
		VIN pin is connected to the bus via resistor divider (see Figure 1) to sense the line voltage. Internally, it is connected to the line over voltage comparator which will stop the switching when LOVP condition occurs. To disable LOVP, connect this pin to GND.
2	VERR	Error amplifier
		VERR pin is internally connected to the transconductance error amplifier for non-isolated flyback application. Connect this pin to GND for isolated flyback application.
3	FB	Feedback and ABM entry/exit control
		FB pin combines the functions of feedback control, selectable burst entry/exit control and overload/open loop protection.
4	CS	Current sense
		The CS pin is connected to the shunt resistor for the primary current sensing externally and to the PWM signal generator block for switch-off determination (together with the feedback voltage) internally. Moreover, CS short to ground protection is sensed via this pin.



Pin	Symbol	Function
5, 6, 7,	DRAIN	DRAIN(Drain of integrated CoolMOS™)
8		The DRAIN pin is connected to the drain of the integrated CoolMOS™.
9	NC	No connection
10	GATE	Gate driver output
		The GATE pin is connected to the Gate of the internal CoolMOS <sup><math>M</math></sup> and additionally, a pull up resistor is connected from bus voltage to turn on the internal CoolMOS <sup><math>M</math></sup> for charging up the V <sub>cc</sub> capacitor during startup.
11	VCC	VCC(Positive voltage supply) The VCC pin is the positive voltage supply to the IC. The operating range is between $V_{VCC_OFF}$ and $V_{VCC_OVP}$ .
12	GND	Ground The GND pin is the common ground of the controller.



Representative block diagram



#### Figure 4 Representative block diagram

Note: Junction temperature of the controller chip is sensed for over temperature protection. The CoolMOS<sup>™</sup> is a separate chip from the controller chip in the same package. Please refer to the design guide and/or consult a technical expert for the proper thermal design.



# 3 Functional description

# 3.1 V<sub>cc</sub> pre-charging and typical V<sub>cc</sub> voltage during start-up

As shown in Figure 1, once the line input voltage is applied, a rectified voltage appears across the capacitor  $C_{BUS.}$ The pull up resistor  $R_{STARTUP}$  provides a current to charge the  $C_{iss}$  (input capacitance) of CoolMOS<sup>TM</sup> and gradually generate one voltage level. If the voltage over  $C_{iss}$  is high enough, CoolMOS<sup>TM</sup> on and  $V_{CC}$  capacitor will be charged through primary inductance of transformer  $L_{P,}$  CoolMOS<sup>TM</sup> and internal diode  $D_1$  with two steps constant current source  $I_{VCC\_Charge1}^1$  and  $I_{VCC\_Charge3}^1$ .

A very small constant current source  $(I_{VCC\_Charge1})$  is charged to the V<sub>cc</sub> capacitor till V<sub>cc</sub> reach V<sub>cc\\_scP</sub> to protect the controller from V<sub>cc</sub> pin short to ground during the start up. After this, the second step constant current source  $(I_{VCC\_Charge3})$  is provided to charge the V<sub>cc</sub> capacitor further, until the V<sub>cc</sub> voltage exceeds the turned-on threshold V<sub>vcc\\_ON</sub>. As shown in the time phase I in Figure 5, the V<sub>cc</sub> voltage increase almost linearly with two steps.




Figure 5 V<sub>cc</sub> voltage and current at startup

The time taking for the V<sub>cc</sub> pre-charging can then be approximately calculated as:

$$t_{1} = t_{A} + t_{B} = \frac{V_{VCC\_SCP} \cdot C_{VCC}}{I_{VCC\_Charge1}} + \frac{(V_{VCC\_ON} - V_{VCC\_SCP}) \cdot C_{VCC}}{I_{VCC\_Charge3}}$$
(1)

When the V<sub>cc</sub> voltage exceeds the V<sub>cc</sub> turn on threshold V<sub>vcc\_ON</sub> at time t<sub>1</sub>, the IC begins to operate with soft-start. Due to power consumption of the IC and the fact that there is still no energy from the auxiliary winding to charge the V<sub>cc</sub> capacitor before the output voltage is built up, the V<sub>cc</sub> voltage drops (Phase II). Once the output voltage rises close to regulation, the auxiliary winding starts to charge the V<sub>cc</sub> capacitor from the time t<sub>2</sub> onward and delivering the I<sub>Vcc\_Normal</sub><sup>2</sup> to the CoolSET<sup>TM</sup>. The V<sub>cc</sub> then will reach a constant value depending on output load.

 $<sup>^1</sup>$   ${\rm Ivcc\_Charge1/2/3}$  is charging current from the controller to VCC capacitor during start up

<sup>&</sup>lt;sup>2</sup> I<sub>VCC\_Normal</sub> is supply current from VCC capacitor or auxiliary winding to the CoolSET<sup>™</sup> during normal operation



#### 3.2 Soft-start

As shown in Figure 6, the IC begins to operate with a soft-start at time  $t_{on}$ . The switching stresses on the power MOSFET, diode and transformer are minimized during soft-start. The soft-start implemented in ICE5xRxxxAG is a digital time-based function. The preset soft-start time is  $t_{SS}$  (12 ms) with 4 steps. If not limited by other functions, the peak voltage on CS pin will increase step by step from 0.3 V to  $V_{CS_N}$  (0.8 V) finally. The normal feedback loop will take over the control when the output voltage reaches its regulated value.




Figure 6 Maximum current sense voltage during soft start

## 3.3 Normal operation

The PWM controller during normal operation consists of a digital signal processing circuit including regulation control and an analog circuit including a current measurement unit and a comparator. Details about the full operation of the CoolSET<sup>™</sup> in normal operation are illustrated in the following paragraphs.

## 3.3.1 PWM operation and peak current mode control

#### 3.3.1.1 Switch-on determination

The power MOSFET turn-on is synchronized with the internal oscillator with a switching frequency  $f_{SW}$  that corresponds to the voltage level  $V_{FB}$  (see Figure 8).

## 3.3.1.2 Switch-off determination

In peak current mode control, the PWM comparator monitors voltage  $V_1$  (see Figure 4) which is the representation of the instantaneous current of the power MOSFET. When  $V_1$  exceeds  $V_{FB}$ , the PWM comparator sends a signal to switch off the GATE of the power MOSFET. Therefore, the peak current of the power MOSFET is controlled by the feedback voltage  $V_{FB}$  (see Figure 7).

At switch on transient of the power MOSFET, a voltage spike across  $R_{CS}$  can cause  $V_1$  to increase and exceed  $V_{FB}$ . To avoid a false switch off, the IC has a blanking time  $t_{CS\_LEB}$  before detecting the voltage across  $R_{CS}$  to mask the voltage spike. Therefore, the minimum turn on time of the power MOSFET is  $t_{CS\_LEB}$ .

For some reason that the voltage level at  $V_1$  takes long time to exceed  $V_{FB}$ , the IC has implemented a maximum duty cycle control to force the power MOSFET to switch off when  $D_{MAX} = 0.75$  is reached.






Figure 7 Pulse width modulation

#### 3.3.2 Current sense

The power MOSFET current generates a voltage  $V_{CS}$  across the current sense resistor  $R_{CS}$  connected between the CS pin and the GND pin.  $V_{CS}$  is amplified with gain  $G_{PWM}$ , then, added with an offset  $V_{PWM}$  to become  $V_1$  as described below in below equation 3.

$V_{\rm CS} = I_{\rm D} \times$	R <sub>CS</sub>	(2)	
$V_1 = V_{\rm CS} * G_{\rm PWM} + V_{\rm PWM}$			
where, V <sub>cs</sub>	: CS pin voltage		
I <sub>D</sub>	: power MOSFET current		
R <sub>cs</sub>	: resistance of the current sense resistor		
$V_1$	: voltage level compared to $V_{\mbox{\tiny FB}}$ as described in section 3.3.1.2		
GPW	: PWM-OP gain		
V <sub>PWM</sub>	: offset for voltage ramp		



#### 3.3.3 Frequency reduction

Frequency reduction is implemented in ICE5xRxxxAG to achieve a better efficiency during the light load. At light load, the reduced switching frequency F<sub>sw</sub> improves efficiency by reducing the switching loses.

When load decreases,  $V_{FB}$  decreases as well.  $F_{SW}$  is dependent on the  $V_{FB}$  as shown in Figure 8. Therefore,  $F_{SW}$  decreases as the load decreases.

Typically,  $F_{SW}$  at high load is 100 kHz/ 125 kHz and starts to decrease at  $V_{FB}$  = 1.7V. There is no further frequency reduction once it reached the  $f_{OSCX_MIN}$  even the load is further reduced.




Figure 8 Frequency reduction curve

#### 3.3.4 Slope compensation

ICE5xRxxxAG can operate at Continuous Conduction Mode (CCM). At CCM operation, duty cycle greater than 50% may generate a sub-harmonic oscillation. To avoid the sub-harmonic oscillation, slope compensation is added to  $V_{CS}$  pin when the gate of the power MOSFET is turned on for more than 40% of the switching cycle period. The relationship between  $V_{FB}$  and the  $V_{CS}$  for CCM operation is described in below equation 4:

 $V_{\rm FB} = V_{\rm CS} * G_{\rm PWM} + V_{\rm PWM} + M_{\rm COMP} * (T_{\rm ON} - 40\% * T_{\rm PERIOD})$ 

(4)

where,  $T_{\text{ON}}$  : gate turn on time of the power MOSFET

 $M_{\text{COMP}} \quad : slope \ compensation \ rate$ 

T<sub>PERIOD</sub> : switching cycle period

Slope compensation circuit is disabled and no slope compensation is added into the  $V_{cs}$  pin during active burst mode to save the power consumption.



# 3.3.5 Oscillator and frequency jittering

The oscillator generates a frequency of 100 kHz/ 125 kHz with frequency jittering of  $\pm 4\%$  at a jittering period of T<sub>JITTER</sub> (4 ms). The frequency jittering helps to reduce conducted EMI.

A capacitor, a current source and current sink which determine the frequency are integrated. The charging and discharging current of the implemented oscillator capacitor are internally trimmed in order to achieve a highly accurate switching frequency.

Once the soft-start period is over and when the IC goes into normal operating mode, the frequency jittering is enabled. There is also frequency jittering during frequency reduction.

## 3.3.6 Modulated gate drive

The drive-stage is optimized for EMI consideration. The switch on speed is slowed down before it reaches the CoolMOS<sup>™</sup> turn on threshold. That is a slope control of the rising edge at the output of driver (see Figure 9). Thus the leading switch spike during turn on is minimized.




Figure 9 Gate rising waveform

# 3.4 Peak current limitation

There is a cycle by cycle peak current limitation realized by the current limit comparator to provide primary over-current protection. The primary current generates a voltage  $V_{cs}$  across the current sense resistor  $R_{cs}$  connected between the CS pin and the GND pin. If the voltage  $V_{cs}$  exceeds an internal voltage limit  $V_{cs_N}$ , the comparator immediately turns off the gate drive.

The primary peak current  $I_{\text{PEAK}\_\text{PRI}}$  can be calculated as below:

$$I_{\text{PEAK}_{\text{PRI}}} = V_{\text{CS}_{\text{N}}}/R_{\text{CS}}$$


(5)


To avoid mistriggering caused by MOSFET switch on transient voltage spikes, a leading edge blanking time  $(t_{CS\_LEB})$  is integrated in the current sensing path.

## 3.4.1 Propagation delay compensation

In case of overcurrent detection, there is always a propagation delay from sensing the  $V_{cs}$  to switching the power MOSFET off. An overshoot on the peak current  $I_{peak}$  caused by the delay depends on the ratio of dI/dt of the primary current (see Figure 10).







The overshoot of Signal2 is larger than Signal1 due to the steeper rising waveform. This change in the slope is depending on the AC input voltage. Propagation delay compensation is integrated to reduce the overshoot due to dI/dt of the rising primary current. Thus the propagation delay time between exceeding the current sense threshold  $V_{CS_N}$  and the switching off of the power MOSFET is compensated over wide bus voltage range. Current limiting becomes more accurate which will result in a minimum difference of overload protection triggering power between low and high AC line input voltage.

Under CCM operation, the same  $V_{cs}$  do not result in the same power. In order to achieve a close overload triggering level for CCM, ICE5xRxxxAG has implemented a 2 compensation curve as shown Figure 11. One of the curve is used for  $T_{ON}$  greater than 0.40 duty cycle and the other is for lower than 0.40 duty cycle.




Figure 11 Dynamic voltage threshold V<sub>CS\_N</sub>

Similarly, the same concept of propagation delay compensation is also implemented in ABM with reduced level. With this implementation, the entry and exit burst mode power can be close between low and high AC line input voltage.



## 3.5 Active Burst Mode (ABM) with selectable power level

At light load condition, the IC enters ABM operation to minimize the power consumption. Details about ABM operation are explained in the following paragraphs.

## 3.5.1 Entering ABM operation

The sytem will enter into ABM operation when two conditions below are met:

- the FB voltage is lower than the threshold of V<sub>FB\_EBLP</sub>/V<sub>FB\_EBHP</sub> depending on burst configuration option setup
- and a certain blanking time  $t_{\mbox{\tiny FB\_BEB}}$

Once all of these conditions are fulfilled, the ABM flip-flop is set and the controller enters ABM operation. This multi-condition determination for entering ABM operation prevents mis-triggering of entering ABM operation, so that the controller enters ABM operation only when the output power is really low.

#### 3.5.2 During ABM operation

After entering ABM, the PWM section will be inactive making the  $V_{OUT}$  start todecrease. As the  $V_{OUT}$  decreases,  $V_{FB}$  rises. Once  $V_{FB}$  exceeded  $V_{FB_BON}$ , the internal circuit is again activated by the internal bias to start with the switching.

If the PWM is still operating and the output load is still low,  $V_{OUT}$  increases and  $V_{FB}$  signal starts to decrease. When  $V_{FB}$  reaches the low threshold  $V_{FB_BOff}$ , the internal bias is reset again and the PWM section is disabled with no switching until  $V_{FB}$  increases back to exceed  $V_{FB_BOff}$  threshold.

In ABM,  $V_{FB}$  is like a sawtooth waveform swinging between  $V_{FB\_BOff}$  and  $V_{FB\_BOn}$  shown in Figure 12.

During ABM, the switching frequency  $f_{OSCX\_ABM}$  is 83 kHz for 100 kHz version and 103 kHz for 125 kHz version IC. The peak current  $I_{PEAK\_ABM}$  of the power MOSFET is defined by:

$$I_{\text{PEAK}\_\text{ABM}} = V_{\text{CS}\_\text{BxP}}/R_{\text{CS}}$$

(6)

where  $V_{\text{CS}\_\text{BxP}}$  is the peak current limitation in ABM

#### 3.5.3 Leaving ABM operation

The FB voltage immediately increases if there is a sudden increase in the output load. When  $V_{FB}$  exceeds  $V_{FB\_LB}$ , it will leave ABM and the peak current limitation trhreshold voltage will return back to  $V_{CS\_N}$  immediately.






Figure 12 Signals in Active Burst Mode



# 3.5.4 ABM configuration

The burst mode entry level can be selected by changing the different resistance  $R_{sel}$  at FB pin. There are 3 configuration options depending on  $R_{sel}$  which corresponds to the options of no ABM (Option 1), low range of ABM power (Option 2) and high range of ABM power (Option 3). The table below shows the control logic for the entry and exit level with the FB voltage.

Option	D			Entry level	Exit level V <sub>FB_LB</sub>	
	R <sub>Sel</sub>	V <sub>FB</sub>	V <sub>CS_BxP</sub>	V <sub>FB_EBxP</sub>		
1	<470 kΩ	$V_{FB} < V_{FB_P_BIAS1}$	-	No ABM	No ABM	
2	720 kΩ ~ 790 kΩ	$V_{FB_P_BIAS1} < V_{FB} < V_{FB_P_BIAS2}$	0.22V	0.93 V	2.73 V	
3(Default)	>1210 kΩ	$V_{FB} > V_{FB_P_BIAS2}$	0.27V	1.03 V	2.73 V	

Table 3	ABM configuration option setup
Table 5	Abili configuration option setup

During IC first startup, the controller preset the ABM selection to Option 3, the FB resistor ( $R_{FB}$ ) is turned off by internal switch S2 (see Figure 13) and a current source  $I_{sel}$  is turned on instead. From  $V_{cc}$ = 4.44 V to  $V_{cc}$  on threshold, the FB pin will start to charge resistor  $R_{Sel}$  with current  $I_{Sel}$  to a certain voltage level. When  $V_{cc}$  reaches  $V_{cc}$  on threshold, the FB voltage is sensed. The burst mode option is then chosen according to the FB voltage level. After finishing the selection, any change on the FB level will not change the burst mode option and the current source ( $I_{sel}$ ) is turned off while the FB resistor ( $R_{FB}$ ) is connected back to the circuit (Figure 13).




Figure 13 ABM detect and adjust

# 3.6 Non-isolated/isolated configuration

ICE5xRxxxAG has a VERR Pin, which is connected to the input of an integrated error amplifier to support nonisolated flyback application (see Figure 2). When  $V_{CC}$  is charging and before reaching the  $V_{CC}$  on threshold, a current source  $I_{ERR_P_BIAS}$  from VERR pin together with  $R_{F1}$  and  $R_{F2}$  will generate a voltage across it. If VERR voltage is more than  $V_{ERR_P_BIAS}$  (0.2 V), non-isolated configuration is selected, otherwise, isolated configuration is selected. In isolated configuration, the error amplifier output is disconnected from the FB pin.

In case of non-isolated configuration, the voltage divider  $R_{F1}$  and  $R_{F2}$  is used to sense the output voltage and compared with the internal reference voltage  $V_{ERR\_REF}$ . The difference between the sensed voltage and the reference voltage is converted as an output current by the error amplifier. The output current will charge/discharge the resistor and capacitor network connected at the FB pin for the loop compensation.



## 3.7 Protection functions

The ICE5xRxxxAG provides numerous protection functions which considerably improve the power supply system robustness, safety and reliability. The following table summarizes these protection functions and the corresponding protection mode whether as a non switch auto restart, auto restart or odd skip auto restart mode. Refer to Figure 14, Figure 15 and Figure 16 for the waveform illustration of protection modes.

Protection Functions	Normal Mode	Burs	t Mode	<b>Protection Mode</b>	
		Burst ON	Burst OFF		
Line over voltage				Non switch auto restart	
V <sub>cc</sub> over voltage			NA <sup>1</sup>	Odd skip auto restart	
V <sub>cc</sub> under voltage				Auto restart	
Overload/ open loop		NA <sup>1</sup>	NA <sup>1</sup>	Odd skip auto restart	
Over temperature				Non switch auto restart	
CS short to GND			NA <sup>1</sup>	Odd skip auto restart	
V <sub>cc</sub> short to GND				No startup	

#### Table 4Protection functions

## 3.7.1 Line over voltage

The AC Line Over Voltage Protection (LOVP) is detected by sensing bus capacitor voltage through VIN pin via voltage divider resistors, Rl1 and Rl2 (Figure 1). Once  $V_{VIN}$  voltage is higher than the line over voltage threshold ( $V_{VIN\_LOVP}$ ), the controller enters into protection mode until  $V_{VIN}$  is lower than  $V_{VIN\_LOVP}$ . This protection can be disabled by connecting VIN pin to GND.

## 3.7.2 V<sub>cc</sub> over/under voltage

During operation, the V<sub>CC</sub> voltage is continuously monitored. If V<sub>CC</sub> is either below V<sub>VCC\_OFF</sub> for 50  $\mu$ s (t<sub>VCC\_OFF\_B</sub>) or above V<sub>VCC\_OVP</sub> for 55  $\mu$ s (t<sub>VCC\_OVP\_B</sub>), the power MOSFET is kept switch off. After the V<sub>CC</sub> voltage falls below the threshold V<sub>VCC\_OFF</sub>, the new start up sequence is activated. The V<sub>CC</sub> capacitor is then charged up. Once the voltage exceeds the threshold V<sub>VCC\_ON</sub>, the IC begins to operate with a new soft-start.

# 3.7.3 Overload/ open loop

In case of open control loop or output overload, the FB voltage will be pulled up. When  $V_{FB}$  exceeds  $V_{FB_OLP}$  after a blanking time of  $t_{FB_OLP_B}$ , the IC enters odd skip auto restart mode. The blanking time enables the converter to provide a peak power in case the increase in  $V_{FB}$  is due to a sudden load increase.

## 3.7.4 Over temperature

If the junction temperature of controller exceeds  $T_{jcon_OTP}$ , the IC enters into Over Temperature Protection (OTP) auto restart mode. The IC has also implemented with a 40 °C hysteresis. That means the IC can only be recovered from OTP when the controller junction temperature is dropped 40 °C lower than the over temperature trigger point.

<sup>&</sup>lt;sup>1</sup> Not Applicable



## 3.7.5 CS short to GND

If the voltage at the current sense pin is lower than the preset threshold  $V_{CS\_STG}$  with certain blanking time  $t_{CS\_STG\_B}$  for three consecutive pulses during on-time of the power switch, the IC enters CS short to GND protection.

#### 3.7.6 V<sub>cc</sub> short to GND

To limit the power dissipation of the startup circuit at  $V_{cc}$  short to GND condition, the  $V_{cc}$  charging current is limited to a minimum level of  $I_{VCC\_Charge1}$ . With such low current, the power loss of the IC is limited to prevent overheating.

#### 3.7.7 Protection modes

All the protections are in auto restart mode with a new soft start sequence. The three auto restart modes are illustrated in the following figures.







Figure 14 Non switch auto restart mode













# 4 Electrical characteristics

Attention: All voltages are measured with respect to ground (Pin 12). The voltage levels are valid if other ratings are not violated.

#### 4.1 Absolute maximum ratings

Attention:Stresses above the maximum values listed here may cause permanent damage to the device.<br/>Exposure to absolute maximum rating conditions for extended periods may affect device<br/>reliability. Maximum ratings are absolute ratings; exceeding any one of these values may cause<br/>irreversible damage to the integrated circuit. For the same reason, make sure that any capacitor<br/>that will be connected to pin 11 (VCC) is discharged before assembling the application circuit.<br/>T\_a=25 °C unless otherwise specified.

#### Parameter Symbol **Limit Values** Unit Note / Test Condition Min. Max. V $T_i = 25 °C$ Drain Voltage $V_{\rm DRAIN}$ ICE5xRxx70AG 700 ICE5xRxx80AG \_ 800 Pulse drain current А **I**<sub>D,Pulse</sub> ICE5AR4770AG 2.2<sup>1</sup> 2.6<sup>1</sup> ICE5GR4780AG \_ ICE5GR2280AG 5.8<sup>2</sup> \_ 5.8<sup>2</sup> ICE5GR1680AG 5.8<sup>2</sup> ICE5AR0680AG Avalanche energy, repetitive, t<sub>AR</sub> limited $E_{AR}$ mJ by max. T<sub>J</sub>=150 °C and T<sub>J,Start</sub> = 25 °C ICE5AR4770AG 0.02 I<sub>D</sub>=0.14 A, V<sub>DD</sub>=50 V ICE5GR4780AG I<sub>D</sub>=0.20 A, V<sub>DD</sub>=50 V 0.02 \_ ICE5GR2280AG 0.05 ID=0.40 A, VDD=50 V \_ ICE5GR1680AG I<sub>D</sub>=0.60 A, V<sub>DD</sub>=50 V 0.07 ICE5AR0680AG 0.22 I<sub>D</sub>=1.80 A, V<sub>DD</sub>=50 V Avalanche current, repetitive, t<sub>AR</sub> limited А $I_{AR}$ by max. T<sub>J</sub>=150 °C and T<sub>J,Start</sub> = 25 °C ICE5AR4770AG 0.14 ICE5GR4780AG 0.20 \_ ICE5GR2280AG 0.40 \_ ICE5GR1680AG 0.60 ICE5AR0680AG 1.80 \_ VCC Supply Voltage -0.3 27.0 V $V_{\rm CC}$ $V_{\rm GATE}$ -0.3 27.0 V **GATE Voltage**

#### Table 5Absolute maximum ratings

 $^1$  Pulse width  $t_{\text{P}}$  limited by  $T_{j,\text{max}}$ 

 $^2$  Pulse width  $t_{\text{P}}$  = 20  $\mu s$  and limited by  $T_{j,\text{max}}$ 



FB Voltage	V <sub>FB</sub>	-0.3	3.6	V		
VERR Voltage	V <sub>ERR</sub>	-0.3	3.6	V		
CS Voltage	V <sub>cs</sub>	-0.3	3.6	V		
VIN Voltage	V <sub>IN</sub>	-0.3	3.6	V		
Maximum DC current on any pin		-10.0	10.0	mA	Except DRAIN and CS pin	
ESD robustness HBM	$V_{\text{ESD}_{\text{HBM}}}$	-	2000	V	According to EIA/JESD22	
ESD robustness CDM	$V_{\text{ESD}_{\text{CDM}}}$	-	500	V		
Junction temperature range	TJ	-40	150	°C	Controller & CoolMOS	
Storage Temperature	$T_{\text{STORE}}$	-55	150	°C		
Thermal Resistance (Junction- Ambient)	$R_{ m thJA}$			K/W	Setup according to the JEDEC	
ICE5AR4770AG		-	104		standard JESD51 and using	
ICE5GR4780AG		-	105		minimum drain pin copper	
ICE5GR2280AG		-	98		area in a 2 oz copper single	
ICE5GR1680AG		-	95		sided PCB	
ICE5AR0680AG		-	94			

# 4.2 Operating range

*Note: Within the operating range, the IC operates as described in the functional description.* 

#### Table 6 Operating range

Parameter	Symbol	Limit Values		Unit	Remark
		Min.	Max.		
VCC Supply Voltage	Vvcc	V <sub>VCC_OFF</sub>	V <sub>VCC_OVP</sub>		
Junction Temperature of controller	T <sub>jCon_op</sub>	-40	T <sub>jCon_OTP</sub>	°C	Max value limited due to OTP of controller chip
Junction Temperature of CoolMOS	T <sub>jCoolMOS_op</sub>	-40	150	°C	

# 4.3 Operating conditions

Note: The electrical characteristics involve the spread of values within the specified supply voltage and junction temperature range  $T_J$  from – 40 °C to 125 °C. Typical values represent the median values, which are related to 25 °C. If not otherwise stated, a supply voltage of  $V_{cc}$  = 18 V is assumed.

#### Table 7Operating conditions

Parameter	Symbol	Li	Limit Values			Note / Test Condition	
		Min.	Тур.	Max.			
VCC Charge Current	I <sub>VCC_Charge1</sub>	-0.35	-0.20	-0.09	mA	$V_{VCC}$ =0 V, $R_{StartUp}$ =50 M $\Omega$ and $V_{DRAIN}$ =90 V	
	I <sub>VCC_Charge2</sub>	-	-3.2	-	mA	$V_{\text{VCC}}{=}3$ V, $R_{\text{StartUp}}{=}50$ M $\Omega$ and $V_{\text{DRAIN}}{=}90$ V	
	I <sub>VCC_Charge3</sub>	-5	-3	-1	mA	$V_{vcc}{=}15$ V, $R_{startUp}{=}50$ M $\Omega$ and $V_{DRAIN}{=}90$ V	
Current Consumption, Startup Current	I <sub>VCC_Startup</sub>	-	0.25	-	mA	V <sub>vcc</sub> =15 V	



Current Consumption, Normal	I <sub>VCC_Normal</sub>	-	0.9	-	mA	I <sub>FB</sub> =0 A (No gate switching)
Current Consumption, Auto Restart	$I_{\rm VCC\_AR}$	-	410	-	μA	
Current Consumption, Burst Mode – Isolated	I <sub>VCC_Burst</sub> Mode_ISO	-	0.54	-	mA	
Current Consumption, Burst Mode – Non-Isolated	I <sub>VCC_Burst</sub> Mode_NISO	-	0.61	-	mA	
VCC Turn-on Threshold Voltage	$V_{\rm VCC_ON}$	15.3	16.0	16.5	V	
VCC Turn-off Threshold Voltage	$V_{\rm VCC_OFF}$	9.4	10.0	10.4	V	
VCC Short Circuit Protection	V <sub>VCC_SCP</sub>	-	1.1	1.9	V	
VCC Turn-off blanking	tvcc_off_b	-	50	-	μs	

# 4.4 Internal voltage reference

#### Table 8Internal voltage reference

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Internal Reference Voltage	$V_{REF}$	3.20	3.30	3.39	V	Measured at pin FB I <sub>FB</sub> =0 A

## 4.5 PWM section

#### Table 9 PWM section

Parameter	Symbol		Limit Value	es	Unit	Note / Test
		Min. Typ. Max.			Condition	
Fixed Oscillator Frequency –	f <sub>osc1</sub>	117	125	133	k H z	
125 kHz	$f_{OSC2}$	119	125	131	k H z	T <sub>j</sub> = 25 °C
Fixed Oscillator Frequency –	f <sub>osc3</sub>	92	100	108	k H z	
100 kHz	$f_{OSC4}$	94	100	106	k H z	T <sub>j</sub> = 25 °C
Fixed Oscillator Frequency – 125 kHz (Active Burst Mode)	f <sub>OSC2_ABM</sub>	91	103	114	k H z	T <sub>j</sub> = 25 °C
Fixed Oscillator Frequency – 100 kHz (Active Burst Mode)	f <sub>osc4_ABM</sub>	71	83	94	k H z	T <sub>j</sub> = 25 °C
Fixed Oscillator Frequency – 125 kHz (Minimum Fsw)	f <sub>osc2_MIN</sub>	46	53	61	k H z	T <sub>j</sub> = 25 °C
Fixed Oscillator Frequency – 100 kHz (Minimum Fsw)	f <sub>osc4_MIN</sub>	36	43	51	k H z	T <sub>j</sub> = 25 °C
Frequency Jittering Range	F <sub>JITTER</sub>	-	+/-4	-	%	T <sub>j</sub> = 25 °C
Frequency Jittering period	T <sub>JITTER</sub>	-	4	-	m s	T <sub>j</sub> = 25 °C
Maximum Duty Cycle	D <sub>MAX</sub>	70	75	80	%	
Feedback Pull-Up Resistor	$R_{ ext{FB}}$	11	15	20	kΩ	
PWM-OP Gain	$G_{PWM}$	1.91	2.03	2.16		
Offset for Voltage Ramp	$V_{PWM}$	0.42	0.50	0.58	V	
Slope Compensation rate – 125 kHz	M <sub>COMP</sub>	52.5	61.0	68.0	mV/μs	V <sub>cs</sub> =0 V

# Fixed Frequency 700 V/800 V CoolSET™ - in DSO-12 Package



#### **Electrical characteristics**

Slope Compensation rate -	M <sub>COMP</sub>	41	50	58	mV/μs	V <sub>cs</sub> =0 V
100 kHz						

# 4.6 Error amplifier

## Table 10 Error amplifier

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
Transconductance	$G_{\rm ERR_M}$	2.14	2.80	3.44	m A / V	
Transconductance – Burst Mode	$G_{\rm ERR\_BM}$	6.9	9.2	11.6	m A / V	
Error Amplifier Source Current	I <sub>ERR_SOURCE</sub>	85	150	223	μA	
Error Amplifier Sink Current	I <sub>ERR_SINK</sub>	85	150	223	μA	
Error Amplifier Reference Voltage	$V_{\rm ERR\_REF}$	1.76	1.80	1.84	V	
Error Amplifier Output Dynamic Range of Transconductance	$V_{\rm ERR_DYN}$	0.05	-	3.15	V	
Error Amplifier Mode Bias Current	I <sub>ERR_P_BIAS</sub>	9.5	14.0	18.5	μA	
Error Amplifier Mode Threshold	V <sub>ERR_P_BIAS</sub>	0.16	0.20	0.24	V	

# 4.7 Current sense

#### Table 11Current sense

Parameter	Symbol		Limit Values			Note / Test Condition
		Min.	Тур.	Max.		
Peak current limitation in normal operation	V <sub>cs_N</sub>	0.72	0.80	0.88	V	$dv_{sense}/dt = 0.41V/ \mus$
Peak current limitation in normal operation, $15\%$ of $T_{ON}$	V <sub>CS_N15</sub>	0.74	0.79	0.84	V	
Leading Edge Blanking time	$t_{\text{CS}\_\text{LEB}}$	70	220	365	ns	
Peak Current Limitation in Active Burst Mode - High Power	$V_{\rm CS\_BHP}$	0.23	0.27	0.31	V	
Peak Current Limitation in Active Burst Mode - Low Power	$V_{\rm CS\_BLP}$	0.18	0.22	0.26	V	

# 4.8 Soft start

#### Table 12 Soft start

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Soft-Start time	t <sub>ss</sub>	7.3	12.0	-	ms	
Soft-start time step	$t_{ss_s^1}$	-	3	-	ms	
CS peak voltage at first step of soft start	$V_{SS1}^{1}$	-	0.30	-	V	CS peak voltage

<sup>1</sup> The parameter is not subjected to production test - verified by design/characterization

# Fixed Frequency 700 V/800 V CoolSET™ - in DSO-12 Package



#### **Electrical characteristics**

Step increment of CS peak voltage	Vss_s <sup>1</sup>	-	0.15	-	V	CS peak voltage
in soft start		ļ	ļ			

## 4.9 Active Burst Mode

#### Table 13Active Burst Mode

Parameter	Symbol		Limit Valu	es	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Charging current to select burst mode	l <sub>sel</sub>	2.5	3.0	3.5	μA	
Burst mode selection reference voltage Threshold	V <sub>FB_P_BIAS1</sub>	1.65	1.73	1.80	V	
Burst mode selection reference voltage Threshold	$V_{FB_P_BIAS2}$	2.76	2.89	3.01	V	
Feedback voltage for entering ABM for high power	$V_{\rm FB\_EBHP}$	0.98	1.03	1.08	V	
Feedback voltage for entering ABM for low power	$V_{\rm FB\_EBLP}$	0.88	0.93	0.98	V	
Blanking time for entering Active Burst Mode	$t_{ ext{fb_beb}}$	-	36	-	ms	
Feedback voltage for leaving Active Burst Mode	$V_{\rm FB\_LB}$	2.63	2.73	2.83	V	
Feedback voltage for burst-on – Isolated Case	$V_{\rm FB\_Bon\_ISO}$	2.26	2.35	2.45	V	
Feedback voltage for burst-off – Isolated Case	$V_{\rm FB\_BOff\_ISO}$	1.88	2.00	2.05	V	
Feedback voltage for burst-on – Non-Isolated Case	$V_{\rm FB\_Bon\_NISO}$	1.88	1.95	2.05	V	
Feedback voltage for burst-off – Non-Isolated Case	$V_{\rm FB\_BOff\_NISO}$	1.50	1.55	1.64	V	

# 4.10 Line over voltage protection

#### Table 14 Line OVP

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Line Over Voltage threshold	$V_{\rm VIN\_LOVP}$	2.75	2.85	2.95	٧	
Line Over Voltage Blanking	$t_{\text{VIN}\_\text{LOVP}\_\text{B}}$	-	250	-	μs	

<sup>&</sup>lt;sup>1</sup> The parameter is not subjected to production test - verified by design/characterization



## 4.11 V<sub>cc</sub> over voltage protection

#### Table 15Vcc over voltage protection

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
VCC Over Voltage threshold	V <sub>VCC_OVP</sub>	24.0	25.5	27.0	V	
VCC Over Voltage blanking	t <sub>vcc_ovp_b</sub>	-	55	-	μs	

# 4.12 Overload protection

#### Table 16Overload protection

Parameter	Symbol	Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
Over Load Detection threshold for OLP protection at FB pin	$V_{\rm FB_OLP}$	2.63	2.73	2.83	V	
Over Load Protection Blanking Time	t <sub>fb_olp_b</sub>	30	54	-	ms	

# 4.13 Thermal protection

#### Table 17Thermal protection

Parameter	Symbol	Limit Values Unit Note / Test Condition				
		Min.	Тур.	Max.		
Over temperature protection	$T_{\rm jcon_OTP}^1$	129	140	150	°C	Junction temperature of
Over temperature Hysteresis	T <sub>jHYS_OTP</sub>	-	40	-	°C	the controller chip (not the CoolMOS™ chip)
Over temperature Blanking Time	T <sub>jcon_OTP_B</sub>	-	50	-	μs	

## 4.14 CS short to GND protection

#### Table 18CS short to GND protection

Parameter	Symbol	Symbol Limit Values			Unit	Note / Test Condition
		Min.	Тур.	Max.		
CS Short to Gnd Protection	V <sub>cs_stg</sub>	0.06	0.10	0.15	V	
CS Short to Gnd Consecutive Trigger	P <sub>CS_STG</sub>	-	3	-	cycle	
CS Short to Gnd Sample period	t <sub>cs_stg_sam</sub>	<i>t</i> <sub>PERIOD</sub> * 0.36	$t_{\text{PERIOD}}$ * 0.4	<i>t</i> <sub>PERIOD</sub> * 0.44	μs	

<sup>&</sup>lt;sup>1</sup>The parameter is not subjected to production test - verified by design/characterization