



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



High Performance 6-Axis MEMS MotionTracking™ Device

General Description

The ICM-20602 is a 6-axis MotionTracking device that combines a 3-axis gyroscope, 3-axis accelerometer, in a small 3 mm x 3 mm x 0.75 mm (16-pin LGA) package.

- High performance specs
 - Gyroscope sensitivity error: $\pm 1\%$
 - Gyroscope noise: ± 4 mdps/ $\sqrt{\text{Hz}}$
 - Accelerometer noise: $100 \mu\text{g}/\sqrt{\text{Hz}}$
- Includes 1 KB FIFO to reduce traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode
- EIS FSYNC support


ICM-20602 includes on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features an operating voltage range down to 1.71V. Communication ports include I²C and high speed SPI at 10 MHz.

Ordering Information

PART	TEMP RANGE	PACKAGE
ICM-20602†	-40°C to +85°C	16-Pin LGA

†Denotes RoHS and Green-Compliant Package

Block Diagram



Applications

- Smartphones and Tablets
- Wearable Sensors
- IoT Applications
- Motion-based game controllers
- 3D remote controls for Internet connected DTVs and set top boxes, 3D mice

Features

- 3-Axis Gyroscope with Programmable FSR of ± 250 dps, ± 500 dps, ± 1000 dps, and ± 2000 dps
- 3-Axis Accelerometer with Programmable FSR of $\pm 2g$, $\pm 4g$, $\pm 8g$, and $\pm 16g$
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- 1 KB FIFO buffer enables the applications processor to read the data in bursts
- On-Chip 16-bit ADCs and Programmable Filters
- Host interface: 10 MHz SPI or 400 kHz Fast Mode I²C
- Digital-output temperature sensor
- VDD operating range of 1.71V to 3.45V
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

Typical Operating Circuit




TABLE OF CONTENTS

General Description 1

Ordering Information 1

Block Diagram 1

Applications 1

Features 1

Typical Operating Circuit..... 1

1 Introduction 7

 1.1 Purpose and Scope..... 7

 1.2 Product Overview..... 7

 1.3 Applications..... 7

2 Features 8

 2.1 Gyroscope Features 8

 2.2 Accelerometer Features..... 8

 2.3 Additional Features 8

3 Electrical Characteristics 9

 3.1 Gyroscope Specifications 9

 3.2 Accelerometer Specifications..... 10

 3.3 Electrical Specifications..... 11

 3.4 I²C Timing Characterization 14

 3.5 SPI Timing Characterization 15

 3.6 Absolute Maximum Ratings 16

4 Applications Information 17

 4.1 Pin Out Diagram and Signal Description 17

 4.2 Typical Operating Circuit..... 18

 4.3 Bill of Materials for External Components 18

 4.4 Block Diagram 19

 4.5 Overview 19

 4.6 Three-Axis MEMS Gyroscope with 16-bit ADCs and Signal Conditioning 20

 4.7 Three-Axis MEMS Accelerometer with 16-bit ADCs and Signal Conditioning..... 20

 4.8 I²C and SPI Serial Communication Interfaces 20

 4.9 Self-Test..... 21

 4.10 Clocking..... 21

 4.11 Sensor Data Registers 21

 4.12 FIFO..... 22

 4.13 Interrupts..... 22

 4.14 Digital-Output Temperature Sensor 22

 4.15 Bias and LDOs 22

 4.16 Charge Pump 22

4.17	Standard Power Modes – Update the Power Modes	22
5	Programmable Interrupts	23
5.1	Wake-on-Motion Interrupt	23
6	Digital Interface	24
6.1	I ² C and SPI Serial Interfaces	24
6.2	I ² C Interface.....	24
6.3	I ² C Communications Protocol	24
6.4	I ² C Terms	26
6.5	SPI Interface	26
7	Serial Interface Considerations.....	28
7.1	ICM-20602 Supported Interfaces.....	28
8	Register Map.....	29
9	Register Descriptions	32
9.1	Register Descriptions	32
9.2	Register 04 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	32
9.3	Register 05 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	32
9.4	Register 07 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	32
9.5	Register 08 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	33
9.6	Register 10 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	33
9.7	Register 11 – Gyroscope Low Noise to Low Power Offset Shift and Gyroscope Offset Temperature Compensation (TC) Register	33
9.8	Registers 13 to 15 Accelerometer Self-Test Registers	34
9.9	Register 19 – X-Gyro Offset Adjustment Register: High Byte	34
9.10	Register 20 – X-Gyro Offset Adjustment Register: Low Byte	34
9.11	Register 21 – Y-Gyro Offset Adjustment Register: High Byte	35
9.12	Register 22 – Y-Gyro Offset Adjustment Register: Low Byte	35
9.13	Register 23 – Z-Gyro Offset Adjustment Register: High Byte	35
9.14	Register 24 – Z-Gyro Offset Adjustment Register: Low Byte	35
9.15	Register 25 – Sample Rate Divider.....	36
9.16	Register 26 – Configuration	36
9.17	Register 27 – Gyroscope Configuration	37
9.18	Register 28 – Accelerometer Configuration	37
9.19	Register 29 – Accelerometer Configuration 2.....	38
9.20	Register 30 – Gyroscope Low Power Mode Configuration	39
9.21	Register 32 – Wake-on Motion Threshold: X-Axis Accelerometer	40
9.22	Register 33 – Wake-on Motion Threshold: Y-Axis Accelerometer.....	40
9.23	Register 34 – Wake-on Motion Threshold: Z-Axis Accelerometer.....	40
9.24	Register 35 – FIFO Enable	41
9.25	Register 54 – FSYNC Interrupt Status.....	41
9.26	Register 55 – INT/DRDY Pin / Bypass Enable Configuration	41

9.27	Register 57 – FIFO Watermark Interrupt Status	42
9.28	Register 58 – Interrupt Status.....	42
9.29	Registers 59 to 64 – Accelerometer Measurements: X-Axis High Byte	42
9.30	Registers 65 to 66 – Temperature Measurement.....	43
9.31	Registers 67 to 72 – Gyroscope Measurement.....	43
9.32	Register 80 to 82 – Gyroscope Self-Test Registers	44
9.33	Register 96 to 97 – FIFO Watermark Threshold in Number of Bytes	45
9.34	Register 104 – Signal Path Reset.....	45
9.35	Register 105 – Accelerometer Intelligence Control.....	45
9.36	Register 106 – User Control.....	46
9.37	Register 107 – Power Management 1	46
9.38	Register 108 – Power Management 2	47
9.39	Register 112 – I ² C Interface	47
9.40	Register 114 and 115 – FIFO Count Registers.....	47
9.41	Register 116 – FIFO Read Write	48
9.42	Register 117 – Who Am I	48
9.43	Registers 119, 120, 122, 123, 125, 126 – Accelerometer Offset Registers	49
10	Use Notes.....	50
10.1	Temperature Sensor Data.....	50
10.2	Accelerometer-Only Low-Noise Mode	50
10.3	Accelerometer Low-Power Mode.....	50
10.4	Sensor Mode Change.....	50
10.5	Temp Sensor during Gyroscope Standby Mode	50
10.6	Gyroscope Mode Change.....	50
10.7	Power Management 1 Register Setting	50
10.8	Unlisted Register Locations	50
10.9	Clock Transition When Gyroscope is Turned Off	50
10.10	Sleep Mode.....	50
10.11	No special operation needed for FIFO read in low power mode.....	50
10.12	Gyroscope Standby Procedure	51
11	Assembly.....	52
11.1	Orientation of Axes.....	52
12.1	Package Dimensions	53
13	Part Number Package Marking	55
14	Revision History	56
15	Environmental Compliance.....	57

LIST OF FIGURES

Figure 1. I²C Bus Timing Diagram 14

Figure 2. SPI Bus Timing Diagram..... 15

Figure 3. Pin out Diagram for ICM-20602 3 mm x 3 mm x 0.75 mm LGA 17

Figure 4. ICM-20602 Application Schematic 18

Figure 5. ICM-20602 Block Diagram..... 19

Figure 6. ICM-20602 Solution Using I²C Interface..... 20

Figure 7. ICM-20602 Solution Using SPI Interface 21

Figure 8. START and STOP Conditions..... 24

Figure 9. Acknowledge on the I²C Bus 25

Figure 10. Complete I²C Data Transfer..... 25

Figure 11. Typical SPI Master/Slave Configuration 27

Figure 11. I/O Levels and Connections..... 28

Figure 13. Orientation of Axes of Sensitivity and Polarity of Rotation 52

Figure 14. Package Dimensions..... 53

Figure 15. Part Number Package Marking 55

LIST OF TABLES

Table 1. Gyroscope Specifications	9
Table 2. Accelerometer Specifications	10
Table 4. D.C. Electrical Characteristics	11
Table 5. A.C. Electrical Characteristics	12
Table 6. Other Electrical Specifications	13
Table 7. I ² C Timing Characteristics	14
Table 7. SPI Timing Characteristics (10 MHz Operation)	15
Table 8. Absolute Maximum Ratings	16
Table 9. Signal Descriptions	17
Table 10. Bill of Materials	18
Table 11. Standard Power Modes for ICM-20602.....	22
Table 12. Table of Interrupt Sources.....	23
Table 13. Serial Interface	24
Table 14. I ² C Terms	26
Table 15. Register Map	30
Table 16. Package Dimensions Table	54

1 INTRODUCTION

1.1 PURPOSE AND SCOPE

This document is a product specification, providing a description, specifications, and design related information on the ICM-20602™ MotionTracking device. The device is housed in a small 3 mm x 3 mm x 0.75 mm 16-pin LGA package.

1.2 PRODUCT OVERVIEW

The ICM-20602 is a 6-axis MotionTracking device that combines a 3-axis gyroscope, 3-axis accelerometer, in a small 3 mm x 3 mm x 0.75 mm (16-pin LGA) package. It also features a 1 KB FIFO that can lower the traffic on the serial bus interface, and reduce power consumption by allowing the system processor to burst read sensor data and then go into a low-power mode. ICM-20602, with its 6-axis integration, enables manufacturers to eliminate the costly and complex selection, qualification, and system level integration of discrete devices, guaranteeing optimal motion performance for consumers.

The gyroscope has a programmable full-scale range of ± 250 dps, ± 500 dps, ± 1000 dps, and ± 2000 dps. The accelerometer has a user-programmable accelerometer full-scale range of $\pm 2g$, $\pm 4g$, $\pm 8g$, and $\pm 16g$. Factory-calibrated initial sensitivity of both sensors reduces production-line calibration requirements.

Other industry-leading features include on-chip 16-bit ADCs, programmable digital filters, an embedded temperature sensor, and programmable interrupts. The device features I²C and SPI serial interfaces,, a VDD operating range of 1.71V to 3.45V, and a separate digital IO supply, VDDIO from 1.71V to 3.45V.

Communication with all registers of the device is performed using either I²C at 400 kHz or SPI at 10 MHz.

By leveraging its patented and volume-proven CMOS-MEMS fabrication platform, which integrates MEMS wafers with companion CMOS electronics through wafer-level bonding, InvenSense has driven the package size down to a footprint and thickness of 3 mm x 3 mm x 0.75 mm (16-pin LGA), to provide a very small yet high performance low cost package. The device provides high robustness by supporting 20,000g shock reliability.

1.3 APPLICATIONS

- Smartphones and Tablets
- Wearable Sensors

2 FEATURES

2.1 GYROSCOPE FEATURES

The triple-axis MEMS gyroscope in the ICM-20602 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis angular rate sensors (gyroscopes) with a user-programmable full-scale range of ± 250 dps, ± 500 dps, ± 1000 dps, and ± 2000 dps and integrated 16-bit ADCs
- Digitally-programmable low-pass filter
- Low-power gyroscope operation
- Factory calibrated sensitivity scale factor
- Self-test

2.2 ACCELEROMETER FEATURES

The triple-axis MEMS accelerometer in ICM-20602 includes a wide range of features:

- Digital-output X-, Y-, and Z-axis accelerometer with a programmable full scale range of $\pm 2g$, $\pm 4g$, $\pm 8g$, and $\pm 16g$ and integrated 16-bit ADCs
- User-programmable interrupts
- Wake-on-motion interrupt for low power operation of applications processor
- Self-test

2.3 ADDITIONAL FEATURES

The ICM-20602 includes the following additional features:

- Smallest and thinnest LGA package for portable devices: 3 mm x 3 mm x 0.75 mm (16-pin LGA)
- Minimal cross-axis sensitivity between the accelerometer and gyroscope axes
- 1 KB FIFO buffer enables the applications processor to read the data in bursts
- Digital-output temperature sensor
- User-programmable digital filters for gyroscope, accelerometer, and temp sensor
- 20,000 g shock tolerant
- 400 kHz Fast Mode I²C for communicating with all registers
- 10 MHz SPI serial interface for communicating with all registers
- MEMS structure hermetically sealed and bonded at wafer level
- RoHS and Green compliant

3 ELECTRICAL CHARACTERISTICS

3.1 GYROSCOPE SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
GYROSCOPE SENSITIVITY						
Full-Scale Range	FS_SEL=0		±250		dps	3
	FS_SEL=1		±500		dps	3
	FS_SEL=2		±1000		dps	3
	FS_SEL=3		±2000		dps	3
Gyroscope ADC Word Length			16		bits	3
Sensitivity Scale Factor	FS_SEL=0		131		LSB/(dps)	3
	FS_SEL=1		65.5		LSB/(dps)	3
	FS_SEL=2		32.8		LSB/(dps)	3
	FS_SEL=3		16.4		LSB/(dps)	3
Sensitivity Scale Factor Initial Tolerance	25°C		±1		%	1
Sensitivity Scale Factor Variation Over Temperature	-40°C to +85°C		±2		%	1
Nonlinearity	Best fit straight line; 25°C		±0.1		%	1
Cross-Axis Sensitivity			±1		%	1
ZERO-RATE OUTPUT (ZRO)						
Initial ZRO Tolerance	25°C		±1		dps	1
ZRO Variation vs. Temperature	-40°C to +85°C		±0.01		dps/°C	1
OTHER PARAMETERS						
Rate Noise Spectral Density	@ 10 Hz		0.004		dps /√Hz	1, 4
Total RMS Noise	Bandwidth = 100 Hz		0.04		dps -rms	1, 4
Gyroscope Mechanical Frequencies		25	27	29	KHz	2
Low Pass Filter Response	Programmable Range	5		250	Hz	3
Gyroscope Start-Up Time	Time from gyro enable to gyro drive ready		35	100	ms	1
Output Data Rate	Low-Noise mode	3.91		8000	Hz	3
	Low Power Mode	3.91		333.33	Hz	3

Table 1. Gyroscope Specifications

Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.
2. Tested in production.
3. Guaranteed by design.
4. Noise specifications shown are for low-noise mode.

3.2 ACCELEROMETER SPECIFICATIONS

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
ACCELEROMETER SENSITIVITY							
Full-Scale Range	AFS_SEL=0		±2		g	2	
	AFS_SEL=1		±4		g	2	
	AFS_SEL=2		±8		g	2	
	AFS_SEL=3		±16		g	2	
ADC Word Length	Output in two's complement format		16		bits	2	
Sensitivity Scale Factor	AFS_SEL=0		16,384		LSB/g	2	
	AFS_SEL=1		8,192		LSB/g	2	
	AFS_SEL=2		4,096		LSB/g	2	
	AFS_SEL=3		2,048		LSB/g	2	
Sensitivity Scale Factor Initial Tolerance	Component-level		±1		%	1	
Sensitivity Change vs. Temperature	-40°C to +85°C		±1.5		%	1	
Nonlinearity	Best Fit Straight Line		±0.3		%	1	
Cross-Axis Sensitivity			±1		%	1	
ZERO-G OUTPUT							
Initial Tolerance	Component-level, all axes			±25		mg	1
	Board-level, all axes			±40		mg	1
Zero-G Level Change vs. Temperature	-40°C to +85°C	X and Y axes		±0.5		mg/°C	1
		Z axis		±1		mg/°C	1
OTHER PARAMETERS							
Power Spectral Density	@ 10 Hz		100		μg/√Hz	1, 3	
RMS Noise	Bandwidth = 100 Hz		1.0		mg-rms	1, 3	
Low-Pass Filter Response	Programmable Range	5		218	Hz	2	
Accelerometer Startup Time	From sleep mode to valid data		10	20	ms	2	
Output Data Rate	Low-Noise mode	3.91		4000	Hz	2	
	Low Power Mode	3.91		500	Hz		

Table 2. Accelerometer Specifications

Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.
2. Guaranteed by design.
3. Noise specifications shown are for low-noise mode.

3.3 ELECTRICAL SPECIFICATIONS

D.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SUPPLY VOLTAGES						
VDD		1.71	1.8	3.45	V	1
VDDIO		1.71	1.8	3.45	V	1
SUPPLY CURRENTS						
Low-Noise Mode	6-Axis Gyroscope + Accelerometer		2.79		mA	1
	3-Axis Accelerometer		321		μA	1
	3-Axis Gyroscope		2.55		mA	1
Accelerometer Low -Power Mode (Gyroscope disabled)	100 Hz ODR, 1x averaging		40		μA	1
Gyroscope Low-Power Mode (Accelerometer disabled)	100 Hz ODR, 1x averaging		1.08		mA	1
6-Axis Low-Power Mode (Gyroscope Low-Power Mode; Accelerometer Low-Noise Mode)	100 Hz ODR, 1x averaging		1.33		mA	1
Full-Chip Sleep Mode	At 25°C		6		μA	1
Specified Temperature Range	Performance parameters are not applicable beyond Specified Temperature Range	-40		+85	°C	1

Table 3. D.C. Electrical Characteristics

Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.

A.C. Electrical Characteristics

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, TA=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SUPPLIES						
Supply Ramp Time	Monotonic ramp. Ramp rate is 10% to 90% of the final value	0.01		3	ms	1
Power Supply Noise			10		mV peak-peak	1
TEMPERATURE SENSOR						
Operating Range	Ambient	-40		85	°C	1
25°C Output			0		LSB	3
ADC Resolution			16		bits	2
ODR	Without Filter		8000		Hz	2
	With Filter	3.91		1000	Hz	2
Room Temperature Offset	25°C	-15		15	°C	3
Stabilization Time				14000	µs	2
Sensitivity	Untrimmed		326.8		LSB/°C	1
Sensitivity Error		-2.5		+2.5	%	1
Power-On RESET						
Start-up time for register read/write	From power-up			2	ms	1
I²C ADDRESS						
I ² C ADDRESS	SA0 = 0		1101000			
	SA0 = 1		1101001			
DIGITAL INPUTS (FSYNC, SA0, SPC, SDI, CS)						
V _{IH} , High Level Input Voltage		0.7*VDDIO			V	1
V _{IL} , Low Level Input Voltage				0.3*VDDIO	V	
C _i , Input Capacitance			< 10		pF	
DIGITAL OUTPUT (SDO, INT, DRDY)						
V _{OH} , High Level Output Voltage	R _{LOAD} =1MΩ;	0.9*VDDIO			V	1
V _{OL1} , LOW-Level Output Voltage	R _{LOAD} =1MΩ;			0.1*VDDIO	V	
V _{OLINT} , INT Low-Level Output Voltage	OPEN=1, 0.3mA sink Current			0.1	V	
Output Leakage Current	OPEN=1		100		nA	
t _{INT} , INT Pulse Width	LATCH_INT_EN=0		50		µs	
I²C I/O (SCL, SDA)						
V _{IL} , LOW Level Input Voltage		-0.5V		0.3*VDDIO	V	1
V _{IH} , HIGH-Level Input Voltage		0.7*VDDIO		VDDIO + 0.5V	V	
V _{hys} , Hysteresis			0.1*VDDIO		V	
V _{OL} , LOW-Level Output Voltage	3mA sink current	0		0.4	V	
I _{OL} , LOW-Level Output Current	V _{OL} =0.4V V _{OL} =0.6V		3		mA	
			6		mA	
Output Leakage Current			100		nA	
t _{of} , Output Fall Time from V _{IHmax} to V _{ILmax}	C _b bus capacitance in pf	20+0.1C _b		300	ns	
INTERNAL CLOCK SOURCE						
Sample Rate	FCHOICE_B=1,2,3; SMPLRT_DIV=0		32		kHz	2
	FCHOICE_B=0; DLPFCFG=0 or 7 SMPLRT_DIV=0		8		kHz	2
	FCHOICE_B=0; DLPFCFG=1,2,3,4,5,6; SMPLRT_DIV=0		1		kHz	2
Clock Frequency Initial Tolerance	CLK_SEL=0, 6 or gyro inactive; 25°C	-3		+3	%	1
	CLK_SEL=1,2,3,4,5 and gyro active; 25°C	-1		+1	%	1
Frequency Variation over Temperature	CLK_SEL=0,6 or gyro inactive. (-40°C to +85°C)			±2	%	1
	CLK_SEL=1,2,3,4,5 and gyro active			±2	%	1

Table 4. A.C. Electrical Characteristics

Notes:

1. Derived from validation or characterization of parts, not guaranteed in production.
2. Guaranteed by design.
3. Production tested.

Other Electrical Specifications

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
SERIAL INTERFACE						
SPI Operating Frequency, All Registers Read/Write	Low Speed Characterization	100	100 ±10%		kHz	1,3
	High Speed Characterization	0.2	1	10	MHz	1, 2, 3
SPI Modes			0 and 3			
I ² C Operating Frequency	All registers, Fast-mode	100		400	kHz	1
	All registers, Standard-mode			100	kHz	1

Table 5. Other Electrical Specifications

- Notes:**
1. Derived from validation or characterization of parts, not guaranteed in production.
 2. SPI clock duty cycle between 45% and 55% should be used for 10-MHz operation.
 3. Minimum SPI/I²C clock rate is dependent on ODR. If ODR is below 4 kHz, minimum clock rate is 100 kHz. If ODR is greater than 4 kHz, minimum clock rate is 200 kHz.

3.4 I²C TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

Parameters	Conditions	Min	Typical	Max	Units	Notes
I²C TIMING		I²C FAST-MODE				
f _{SCL} , SCL Clock Frequency		100		400	kHz	1
t _{HD,STA} , (Repeated) START Condition Hold Time		0.6			μs	1
t _{LOW} , SCL Low Period		1.3			μs	1
t _{HIGH} , SCL High Period		0.6			μs	1
t _{SU,STA} , Repeated START Condition Setup Time		0.6			μs	1
t _{HD,DAT} , SDA Data Hold Time		0			μs	1
t _{SU,DAT} , SDA Data Setup Time		100			ns	1
t _r , SDA and SCL Rise Time	C _b bus cap. from 10 to 400 pF	20+0.1C _b		300	ns	1
t _f , SDA and SCL Fall Time	C _b bus cap. from 10 to 400 pF	20+0.1C _b		300	ns	1
t _{SU,STO} , STOP Condition Setup Time		0.6			μs	1
t _{BUF} , Bus Free Time Between STOP and START Condition		1.3			μs	1
C _b , Capacitive Load for each Bus Line			< 400		pF	1
t _{VD,DAT} , Data Valid Time				0.9	μs	1
t _{VD,ACK} , Data Valid Acknowledge Time				0.9	μs	1

Table 6. I²C Timing Characteristics

Notes:

- Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 1. I²C Bus Timing Diagram

3.5 SPI TIMING CHARACTERIZATION

Typical Operating Circuit of section 4.2, VDD = 1.8V, VDDIO = 1.8V, T_A=25°C, unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Units	Notes
SPI TIMING						
f _{SPC} , SPC Clock Frequency				10	MHz	1
t _{LOW} , SPC Low Period		45			ns	1
t _{HIGH} , SPC High Period		45			ns	1
t _{SU,CS} , CS Setup Time		2			ns	1
t _{HD,CS} , CS Hold Time		63			ns	1
t _{SU,SDI} , SDI Setup Time		3			ns	1
t _{HD,SDI} , SDI Hold Time		7			ns	1
t _{VD,SDO} , SDO Valid Time	C _{load} = 20pF			40	ns	1
t _{DIS,SDO} , SDO Output Disable Time				20	ns	1

Table 7. SPI Timing Characteristics (10 MHz Operation)

Notes:

- Based on characterization of 5 parts over temperature and voltage as mounted on evaluation board or in sockets




Figure 2. SPI Bus Timing Diagram

3.6 ABSOLUTE MAXIMUM RATINGS

Stress above those listed as “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to the absolute maximum ratings conditions for extended periods may affect device reliability.

Parameter	Rating
Supply Voltage, VDD	-0.5V to +4V
Supply Voltage, VDDIO	-0.5V to +4V
REGOUT	-0.5V to 2V
Input Voltage Level (SA0, FSYNC, SCL, SDA)	-0.5V to VDDIO + 0.5V
Acceleration (Any Axis, unpowered)	20,000g for 0.2 ms
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-40°C to +125°C
Electrostatic Discharge (ESD) Protection	2 kV (HBM); 250V (MM)
Latch-up	JEDEC Class II (2), 125°C ±100 mA

Table 8. Absolute Maximum Ratings


4 APPLICATIONS INFORMATION

4.1 PIN OUT DIAGRAM AND SIGNAL DESCRIPTION


Pin Number	Pin Name	Pin Description
1	VDDIO	Digital I/O supply voltage
2	SCL/SPC	I ² C serial clock (SCL); SPI serial clock (SPC)
3	SDA/SDI	I ² C serial data (SDA); SPI serial data input (SDI)
4	SA0/SDO	I ² C slave address LSB (SA0); SPI serial data output (SDO)
5	CS	Chip select (0 = SPI mode; 1 = I ² C mode)
6	INT	Interrupt digital output (totem pole or open-drain)
7	RESV	Reserved. Do not connect.
8	FSYNC	Synchronization digital input (optional). Connect to GND if unused.
9	RESV	Reserved. Connect to GND.
10	RESV	Reserved. Connect to GND.
11	RESV	Reserved. Connect to GND.
12	RESV	Reserved. Connect to GND.
13	GND	Connect to GND
14	REGOUT	Regulator filter capacitor connection
15	RESV	Reserved. Connect to GND.
16	VDD	Power Supply

Table 9. Signal Descriptions

Note: Power up with SCL/SPC and CS pins held low is not a supported use case. In case this power up approach is used, software reset is required using the PWR_MGMT_1 register, prior to initialization.



LGA Package (Top View)
16-pin, 3mm x 3mm x 0.75mm
Typical Footprint and thickness



Orientation of Axes of Sensitivity and Polarity of Rotation

Figure 3. Pin out Diagram for ICM-20602 3 mm x 3 mm x 0.75 mm LGA

4.2 TYPICAL OPERATING CIRCUIT




Figure 4. ICM-20602 Application Schematic

Note: I²C lines are open drain and pullup resistors (e.g. 10 kΩ) are required.

4.3 BILL OF MATERIALS FOR EXTERNAL COMPONENTS

Component	Label	Specification	Quantity
REGOUT Capacitor	C1	X7R, 0.1 μF ±10%	1
VDD Bypass Capacitors	C2	X7R, 0.1 μF ±10%	1
	C4	X7R, 2.2 μF ±10%	1
VDDIO Bypass Capacitor	C3	X7R, 10 nF ±10%	1

Table 10. Bill of Materials

4.4 BLOCK DIAGRAM




Figure 5. ICM-20602 Block Diagram

4.5 OVERVIEW

The ICM-20602 is comprised of the following key blocks and functions:

- Three-axis MEMS rate gyroscope sensor with 16-bit ADCs and signal conditioning
- Three-axis MEMS accelerometer sensor with 16-bit ADCs and signal conditioning
- I²C and SPI serial communications interface
- Self-Test
- Clocking
- Sensor Data Registers
- FIFO
- Interrupts
- Digital-Output Temperature Sensor
- Bias and LDOs
- Charge Pump
- Standard Power Modes

4.6 THREE-AXIS MEMS GYROSCOPE WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20602 consists of three independent vibratory MEMS rate gyroscopes, which detect rotation about the X-, Y-, and Z- Axes. When the gyros are rotated about any of the sense axes, the Coriolis Effect causes a vibration that is detected by a capacitive pickoff. The resulting signal is amplified, demodulated, and filtered to produce a voltage that is proportional to the angular rate. This voltage is digitized using individual on-chip 16-bit Analog-to-Digital Converters (ADCs) to sample each axis. The full-scale range of the gyro sensors may be digitally programmed to ± 250 , ± 500 , ± 1000 , or ± 2000 degrees per second (dps). The ADC sample rate is programmable from 8,000 samples per second, down to 3.9 samples per second, and user-selectable low-pass filters enable a wide range of cut-off frequencies.

4.7 THREE-AXIS MEMS ACCELEROMETER WITH 16-BIT ADCS AND SIGNAL CONDITIONING

The ICM-20602's 3-Axis accelerometer uses separate proof masses for each axis. Acceleration along a particular axis induces displacement on the corresponding proof mass, and capacitive sensors detect the displacement differentially. The ICM-20602's architecture reduces the accelerometers' susceptibility to fabrication variations as well as to thermal drift. When the device is placed on a flat surface, it will measure 0g on the X- and Y-axes and +1g on the Z-axis. The accelerometers' scale factor is calibrated at the factory and is nominally independent of supply voltage. Each sensor has a dedicated sigma-delta ADC for providing digital outputs. The full scale range of the digital output can be adjusted to $\pm 2g$, $\pm 4g$, $\pm 8g$, or $\pm 16g$.

4.8 I²C AND SPI SERIAL COMMUNICATION INTERFACES

The ICM-20602 communicates to a system processor using either a SPI or an I²C serial interface. The ICM-20602 always acts as a slave when communicating to the system processor. The LSB of the I²C slave address is set by pin 4 (SA0).

ICM-20602 Solution Using I²C Interface

In Figure 6, the system processor is an I²C master to the ICM-20602.




Figure 6. ICM-20602 Solution Using I²C Interface

ICM-20602 Solution Using SPI Interface

In the figure below, the system processor is an SPI master to the ICM-20602. Pins 2, 3, 4, and 5 are used to support the SPC, SDI, SDO, and CS signals for SPI communications.




Figure 7. ICM-20602 Solution Using SPI Interface

4.9 SELF-TEST

Self-test allows for the testing of the mechanical and electrical portions of the sensors. The self-test for each measurement axis can be activated by means of the gyroscope and accelerometer self-test registers (registers 27 and 28).

When the self-test is activated, the electronics cause the sensors to be actuated and produce an output signal. The output signal is used to observe the self-test response.

The self-test response is defined as follows:

$$\text{SELF-TEST RESPONSE} = \text{SENSOR OUTPUT WITH SELF-TEST ENABLED} - \text{SENSOR OUTPUT WITH SELF-TEST DISABLED}$$

The self-test response for each gyroscope axis is defined in the gyroscope specification table, while that for each accelerometer axis is defined in the accelerometer specification table.

When the value of the self-test response is within the specified min/max limits of the product specification, the part has passed self-test. When the self-test response exceeds the min/max values, the part is deemed to have failed self-test.

For further information on Self-Test please refer to sections 8 and 9 of this document.

4.10 CLOCKING

The ICM-20602 has a flexible clocking scheme, allowing a variety of internal clock sources to be used for the internal synchronous circuitry. This synchronous circuitry includes the signal conditioning and ADCs, and various control circuits and registers. An on-chip PLL provides flexibility in the allowable inputs for generating this clock.

Allowable internal sources for generating the internal clock are:

- a) An internal relaxation oscillator
- b) Auto-select between internal relaxation oscillator and gyroscope MEMS oscillator to use the best available source

The only setting supporting specified performance in all modes is option b). It is recommended that option b) be used.

4.11 SENSOR DATA REGISTERS

The sensor data registers contain the latest gyroscope, accelerometer, and temperature measurement data. They are read-only registers, and are accessed via the serial interface. Data from these registers may be read anytime.

4.12 FIFO

The ICM-20602 contains a 1 KB FIFO (FIFO depth 1008 bytes) register that is accessible via the Serial Interface. The FIFO configuration register determines which data is written into the FIFO. Possible choices include gyro data, accelerometer data, temperature readings, and FSYNC input. A FIFO counter keeps track of how many bytes of valid data are contained in the FIFO. The FIFO register supports burst reads. The interrupt function may be used to determine when new data is available.

The ICM-20602 allows FIFO read in low-power accelerometer mode. A programmable FIFO watermark is included, with data-ready interrupt triggered when the watermark is reached.

4.13 INTERRUPTS

Interrupt functionality is configured via the Interrupt Configuration register. Items that are configurable include the INT and DRDY pins configuration, the interrupt latching and clearing method, and triggers for the interrupt. Items that can trigger an interrupt are (1) Clock generator locked to new reference oscillator (used when switching clock sources); (2) new data is available to be read (from the FIFO and Data registers); (3) accelerometer event interrupts; (4) FIFO watermark; (5) FIFO overflow. The interrupt status can be read from the Interrupt Status register.

For further information regarding interrupts, please refer to sections 8 and 9 of this document.

4.14 DIGITAL-OUTPUT TEMPERATURE SENSOR

An on-chip temperature sensor and ADC are used to measure the ICM-20602 die temperature. The readings from the ADC can be read from the FIFO or the Sensor Data registers.

4.15 BIAS AND LDOS

The bias and LDO section generates the internal supply and the reference voltages and currents required by the ICM-20602. Its two inputs are an unregulated VDD and a VDDIO logic reference supply voltage. The LDO output is bypassed by a capacitor at REGOUT. For further details on the capacitor, please refer to the Bill of Materials for External Components.

4.16 CHARGE PUMP

An on-chip charge pump generates the high voltage required for the MEMS oscillator.

4.17 STANDARD POWER MODES – UPDATE THE POWER MODES

The following table lists the user-accessible power modes for ICM-20602.

Mode	Name	Gyro	Accel
1	Sleep Mode	Off	Off
2	Standby Mode	Drive On	Off
3	Accelerometer Low-Power Mode	Off	Duty-Cycled
4	Accelerometer Low-Noise Mode	Off	On
5	Gyroscope Low-Power Mode	Duty-Cycled	Off
6	Gyroscope Low-Noise Mode	On	Off
7	6-Axis Low-Noise Mode	On	On
8	6-Axis Low-Power Mode	Duty-Cycled	On

Table 11. Standard Power Modes for ICM-20602

Notes: Power consumption for individual modes can be found in section 0

5 PROGRAMMABLE INTERRUPTS

The ICM-20602 has a programmable interrupt system which can generate an interrupt signal on the INT and DRDY pins. Status flags indicate the source of an interrupt. Interrupt sources may be enabled and disabled individually.

Interrupt Name	Module
Motion Detection	Motion
FIFO Overflow	FIFO
FIFO Watermark	FIFO
Data Ready	Sensor Registers

Table 12. Table of Interrupt Sources

For information regarding the interrupt enable/disable registers and flag registers, please refer to sections 11 and 12 of this document. Some interrupt sources are explained below.

5.1 WAKE-ON-MOTION INTERRUPT

The ICM-20602 provides motion detection capability. A qualifying motion sample is one where the high passed sample from any axis has an absolute value exceeding a user-programmable threshold. The following steps explain how to configure the Wake-on-Motion Interrupt.

Step 1: Ensure that Accelerometer is running

- In PWR_MGMT_1 register (0x6B) set CYCLE = 0, SLEEP = 0, and GYRO_STANDBY = 0
- In PWR_MGMT_2 register (0x6C) set STBY_XA = STBY_YA = STBY_ZA = 0, and STBY_XG = STBY_YG = STBY_ZG = 1

Step 2: Accelerometer Configuration

- In ACCEL_CONFIG2 register (0x1D) set ACCEL_FCHOICE_B = 1 and A_DLPF_CFG[2:0] = 1 (b001)

Step 3: Enable Motion Interrupt

- In INT_ENABLE register (0x38) set WOM_X_INT_EN = WOM_Y_INT_EN = WOM_Z_INT_EN = 1 to enable motion interrupt for X, Y, and Z axis

Step 4: Set Motion Threshold

- Set the motion threshold for X-axis in ACCEL_WOM_X_THR register (0x20)
- Set the motion threshold for Y-axis in ACCEL_WOM_Y_THR register (0x21)
- Set the motion threshold for Z-axis in ACCEL_WOM_Z_THR register (0x22)

Step 5: Set Interrupt Mode

- In ACCEL_INTEL_CTRL register (0x69) clear bit 0 (WOM_TH_MODE) to select the motion interrupt as an OR of the enabled interrupts for X, Y, Z-axes and set bit 0 to make the interrupt an AND of the enabled interrupts for X, Y, Z axes

Step 6: Enable Accelerometer Hardware Intelligence

- In ACCEL_INTEL_CTRL register (0x69) set ACCEL_INTEL_EN = ACCEL_INTEL_MODE = 1

Step 7: Set Frequency of Wake-Up

- In SMPLRT_DIV register (0x19) set SMPLRT_DIV[7:0] = 3.9Hz – 500Hz

Step 8: Enable Cycle Mode (Accelerometer Low-Power Mode)

- In PWR_MGMT_1 register (0x6B) set CYCLE = 1

6 DIGITAL INTERFACE

6.1 I²C AND SPI SERIAL INTERFACES

The internal registers and memory of the ICM-20602 can be accessed using either I²C at 400 kHz or SPI at 10MHz. SPI operates in four-wire mode.

Pin Number	Pin Name	Pin Description
2	SCL / SPC	I ² C serial clock (SCL); SPI serial clock (SPC)
3	SDA / SDI	I ² C serial data (SDA); SPI serial data input (SDI)
4	SA0 / SDO	I ² C Slave Address LSB (SA0); SPI serial data output (SDO)
5	CS	Chip select (0 = SPI mode)

Table 13. Serial Interface

Note: To prevent switching into I2C mode when using SPI, the I2C interface should be disabled by setting the *I2C_IF_DIS* configuration bit at I2C_IF. Setting this bit should be performed immediately after waiting for the time specified by the “Start-Up Time for Register Read/Write” in Section 3.3.2. For further information regarding the *I2C_IF_DIS* bit at I2C_IF register, please refer to sections 10 and 11 of this document.

6.2 I²C INTERFACE

I²C is a two-wire interface comprised of the signals serial data (SDA) and serial clock (SCL). In general, the lines are open-drain and bi-directional. In a generalized I²C interface implementation, attached devices can be a master or a slave. The master device puts the slave address on the bus, and the slave device with the matching address acknowledges the master.

The ICM-20602 always operates as a slave device when communicating to the system processor, which thus acts as the master. SDA and SCL lines typically need pull-up resistors to VDD. The maximum bus speed is 400 kHz.

The slave address of the ICM-20602 is b110100X which is 7 bits long. The LSB bit of the 7 bit address is determined by the logic level on pin SA0. This allows two ICM-20602s to be connected to the same I²C bus. When used in this configuration, the address of one of the devices should be b1101000 (pin SA0 is logic low) and the address of the other should be b1101001 (pin SA0 is logic high).

6.3 I²C COMMUNICATIONS PROTOCOL

START (S) and STOP (P) Conditions

Communication on the I²C bus starts when the master puts the START condition (S) on the bus, which is defined as a HIGH-to-LOW transition of the SDA line while SCL line is HIGH (see figure below). The bus is considered to be busy until the master puts a STOP condition (P) on the bus, which is defined as a LOW to HIGH transition on the SDA line while SCL is HIGH (see figure below). Additionally, the bus remains busy if a repeated START (Sr) is generated instead of a STOP condition.




Figure 8. START and STOP Conditions

Data Format / Acknowledge

I²C data bytes are defined to be 8-bits long. There is no restriction to the number of bytes transmitted per data transfer. Each byte transferred must be followed by an acknowledge (ACK) signal. The clock for the acknowledge signal is generated by the master, while the receiver generates the actual acknowledge signal by pulling down SDA and holding it low during the HIGH portion of the acknowledge clock pulse.

If a slave is busy and cannot transmit or receive another byte of data until some other task has been performed, it can hold SCL LOW, thus forcing the master into a wait state. Normal data transfer resumes when the slave is ready, and releases the clock line (refer to the following figure).




Figure 9. Acknowledge on the I²C Bus

Communications

After beginning communications with the START condition (S), the master sends a 7-bit slave address followed by an 8th bit, the read/write bit. The read/write bit indicates whether the master is receiving data from or is writing to the slave device. Then, the master releases the SDA line and waits for the acknowledge signal (ACK) from the slave device. Each byte transferred must be followed by an acknowledge bit. To acknowledge, the slave device pulls the SDA line LOW and keeps it LOW for the high period of the SCL line. Data transmission is always terminated by the master with a STOP condition (P), thus freeing the communications line. However, the master can generate a repeated START condition (Sr), and address another slave without first generating a STOP condition (P). A LOW to HIGH transition on the SDA line while SCL is HIGH defines the stop condition. All SDA changes should take place when SCL is low, with the exception of start and stop conditions.




Figure 10. Complete I²C Data Transfer

To write the internal ICM-20602 registers, the master transmits the start condition (S), followed by the I²C address and the write bit (0). At the 9th clock cycle (when the clock is high), the ICM-20602 acknowledges the transfer. Then the master puts the register address (RA) on the bus. After the ICM-20602 acknowledges the reception of the register address, the master puts the register data onto the bus. This is followed by the ACK signal, and data transfer may be concluded by the stop condition (P). To write multiple bytes after the last ACK signal, the master can continue outputting data rather than transmitting a stop signal. In this case, the ICM-20602 automatically increments the register address and loads the data to the appropriate register. The following figures show single and two-byte write sequences.

Single-Byte Write Sequence

Master	S	AD+W		RA		DATA		P
Slave			ACK		ACK		ACK	