

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









### LOCO™ PLL CLOCK MULTIPLIER

**ICS503** 

### **Description**

The ICS503 is a member of the LOCO<sup>TM</sup> family, the most cost effective way to generate a high-quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands for Low Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 160 MHz.


Stored in the chip's ROM is the ability to generate nine different multiplication factors, allowing one chip to output many common frequencies (see table on page 2).

This product is intended for clock generation. It has low output jitter (variation in the output period), but input to output skew and jitter are not defined or guaranteed. For applications which require defined input to output skew, use the ICS570B.


### **Features**

- Packaged as 8-pin SOIC (Pb-free) or die
- IDT's lowest cost PLL clock
- Generates 16.9344 MHz for stereo codecs from the 14.31818 MHz motherboard clock.
- Can be cost effective in replacing a single surface-mount crystal
- Can be driven by other 5xx series
- Input crystal frequency of 5 27 MHz
- Input clock frequency of 2 50 MHz
- Output clock frequencies up to 160 MHz
- Low jitter 50 ps one sigma
- Duty cycle of 45/55 up to 160 MHz
- Operating voltages of 3.0 to 5.5V
- 25 mA drive capability at TTL levels
- Advanced, low power CMOS process

### **Block Diagram**



# **Pin Assignment**



# **Clock Decoding Table (MHz)**

| S1 | S0 | Multiplier | Typ. Input (MHz) | CLK (MHz) | Input Range (MHz) at 5.0 V          | Input Range (MHz) at 3.3 V          |
|----|----|------------|------------------|-----------|-------------------------------------|-------------------------------------|
| 0  | 0  | 10         | 10               | 100       | 2 <u>&lt;</u> Input <u>&lt;</u> 16  | 2 <u>&lt;</u> Input <u>&lt;</u> 16  |
| 0  | М  | 16         | 10               | 160       | 2 ≤ Input ≤ 10                      | 2 <u>&lt;</u> Input <u>&lt;</u> 6   |
| 0  | 1  | 1.1111     | 27               | 30        | 20 ≤ Input ≤ 50                     | 20 <u>&lt;</u> Input <u>&lt;</u> 40 |
| М  | 0  | 2.4444     | 14.31818         | 35        | 10 ≤ Input ≤ 50                     | 10 <u>&lt;</u> Input <u>&lt;</u> 40 |
| М  | М  | 2.4164     | 14.31818         | 34.60     | 10 ≤ Input ≤ 50                     | 10 <u>&lt;</u> Input <u>&lt;</u> 40 |
| М  | 1  | 2.4        | 14.31818         | 34.36     | 10 ≤ Input ≤ 50                     | 10 <u>&lt;</u> Input <u>&lt;</u> 40 |
| 1  | 0  | 5.5873     | 14.31818         | 80        | 14 <u>&lt;</u> Input <u>&lt;</u> 28 | 14 <u>&lt;</u> Input <u>&lt;</u> 18 |
| 1  | М  | 1.1827     | 14.31818         | 16.934    | 14 <u>&lt;</u> Input <u>&lt;</u> 30 | 14 <u>&lt;</u> Input <u>&lt;</u> 30 |
| 1  | 1  | 4.1905     | 14.31818         | 60        | 5 ≤ Input ≤ 38                      | 5 <u>&lt;</u> Input <u>&lt;</u> 24  |

0 = connect directly to ground

1 = connect directly to VDD

M = leave unconnected (floating)

# **Pin Descriptions**

| Pin<br>Number | Pin<br>Name | Pin Type        | Pin Description  |  |  |  |
|---------------|-------------|-----------------|--|--|--|--|
| 1             | XI/ICLK     | Input           | Crystal connection or clock input.   |  |  |  |
| 2             | VDD         | Power           | Connect to +3.3 V or +5 V.   |  |  |  |
| 3             | GND         | Power           | Connect to ground.   |  |  |  |
| 4             | NC          | _               | No connect. Do not connect anything to this pin.                                       |  |  |  |
| 5             | CLK         | Output          | Clock output per table above. Output frequency equals input freuency times multiplier. |  |  |  |
| 6             | S0          | Tri-level Input | Select 0 for output clock. Connect to GND or VDD or float.                             |  |  |  |
| 7             | S1          | Tri-level Input | Select 1 for output clock. Connect to GND or VDD or float.                             |  |  |  |
| 8             | X2          | Output          | Crystal connection. Leave unconnected for clock input.                                 |  |  |  |

### **External Components**

### **Decoupling Capacitor**

As with any high-performance mixed-signal IC, the ICS503 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01µF must be connected between VDD and GND. It must be connected close to the ICS503 to minimize lead inductance. No external power supply filtering is required for the ICS503.

#### **Series Termination Resistor**

A  $33\Omega$  terminating resistor can be used next to the CLK pin. The total on-chip capacitance is approximately 12 pF. A parallel resonant, fundamental mode crystal should be used.

### **Crystal Load Capacitors**

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors, if needed, must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal ( $C_L$  -12 pF)\*2. In this equation,  $C_L$ = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 8 pF [(16-12) x 2] = 8.

### **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the ICS503. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item                          | Rating              |
|-------------------------------|---------------------|
| Supply Voltage, VDD           | 7 V                 |
| All Inputs and Outputs        | -0.5 V to VDD+0.5 V |
| Ambient Operating Temperature | 0 to +70° C         |
| Storage Temperature           | -65 to +150° C      |
| Soldering Temperature         | 260° C              |

## **Recommended Operation Conditions**

| Parameter   | Min. | Тур. | Max. | Units |
|---|------|------|------|-------|
| Ambient Operating Temperature                     | 0    | _    | +70  | °C    |
| Power Supply Voltage (measured in respect to GND) | +3   |      | +5.5 | V     |

## **DC Electrical Characteristics**

**VDD=5.0 V \pm 5\%**, Ambient temperature 0 to  $+70^{\circ}$  C, unless stated otherwise

| Parameter                                       | Symbol          | Conditions               | Min.      | Тур.        | Max.      | Units |
|---|-----------------|--------------------------|-----------|-------------|-----------|-------|
| Operating Voltage                               | VDD             |                          | 3         |             | 5.5       | V     |
| Input High Voltage, ICLK only                   | V <sub>IH</sub> | ICLK (pin 1)             | (VDD/2)+1 | VDD/2       |           | V     |
| Input Low Voltage, ICLK only                    | $V_{IL}$        | ICLK (pin 1)             |           | VDD/2       | (VDD/2)-1 | V     |
| Input High Voltage                              | $V_{IH}$        | S0, S1                   | VDD-0.5   |             |           | ٧     |
| Input Mid Voltage                               | V <sub>IM</sub> | S1, S0                   |           | VDD/2       |           | ٧     |
| Input Low Voltage                               | $V_{IL}$        | S0, S1                   |           |             | 0.5       | V     |
| Output High Voltage, CMOS high                  | V <sub>OH</sub> | I <sub>OH</sub> = -4 mA  | VDD-0.4   |             |           | V     |
| Output High Voltage, CMOS high                  | V <sub>OH</sub> | I <sub>OH</sub> = -25 mA | 2.4       |             |           | V     |
| Output Low Voltage                              | V <sub>OL</sub> | I <sub>OL</sub> = 25 mA  |           |             | 0.4       | V     |
| IDD Operating Supply Current, 14<br>MHz crystal |                 | No load, 80 MHz          |           | 16          |           | mA    |
| Short Circuit Current                           |                 | CLK output               |           | <u>+</u> 70 |           | mA    |
| Input Capacitance, S1, S0                       |                 | Pins 6, 7                |           | 4           |           | pF    |

## **AC Electrical Characteristics**

**VDD = 5.0V ±5%**, Ambient Temperature 0 to +70° C, unless stated otherwise

| Parameter                           | Symbol           | Conditions          | Min. | Тур.         | Max. | Units |
|-------------------------------------|------------------|---------------------|------|--------------|------|-------|
| Input Frequency, crystal input      | F <sub>IN</sub>  |                     | 5    |              | 27   | MHz   |
| Input Frequency, clock input        | F <sub>IN</sub>  |                     | 2    |              | 50   | MHz   |
| Output Frequency, VDD = 4.5 to 5.5V | F <sub>OUT</sub> |                     | 14   |              | 160  | MHz   |
| Output Frequency, VDD = 3.0 to 3.6V |                  |                     | 14   |              | 100  | MHz   |
| Output Clock Rise Time              | t <sub>OR</sub>  | 0.8 to 2.0 V        |      | 1            |      | ns    |
| Output Clock Fall Time              | t <sub>OF</sub>  | 2.0 to 8.0V         |      | 1            |      | ns    |
| Output Clock Duty Cycle             | t <sub>OD</sub>  | at VDD/2            | 45   | 49-51        | 55   | %     |
| Absolute Clock Period Jitter        | t <sub>ja</sub>  | Deviation from mean |      | <u>+</u> 100 |      | ps    |
| One Sigma Clock Period Jitter       | t <sub>js</sub>  |                     |      | 30           |      | ps    |

Inches

0.050 Basic

Max 0.0688

0.0098

0.020

0.0098

.1968

0.1574

0.2440

0.020

0.050

8°

Min

0.0532

0.0040

0.013

0.0075

.1890

0.1497

0.2284

0.010

0.016

0°

Max

1.75

0.25

0.51

0.25

5.00

4.00

6.20


0.50

1.27

8°

## Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



## **Ordering Information**

| Part / Order Number | Marking | Shipping packaging | Package    | Temperature |
|---------------------|---------|--------------------|------------|-------------|
| 503MLF              | 503MLF  | Tubes              | 8 pin SOIC | 0 to +70° C |
| 503MLFT             | 503MLF  | Tape and Reel      | 8 pin SOIC | 0 to +70° C |

<sup>&</sup>quot;LF" denotes Pb-free packaging, RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp

### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com

