



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



PLL BUILDING BLOCK

ICS663

Description

The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO) and an output buffer. Through the use of external reference and VCO dividers (implemented with the ICS674-01, for example), the user can easily configure the device to lock to a wide variety of input frequencies.


The phase detector and VCO functions of the device can also be used independently. This enables the configuration of other PLL circuits. For example, the ICS663 phase detector can be used to control a VCXO circuit such as the MK3754.

For applications requiring Power Down or Output Enable features, please refer to the ICS673-01.


Features

- Packaged in 8-pin SOIC (Pb free)
- Output clock range 1 MHz to 100 MHz (3.3 V), 1 MHz to 120 MHz (5 V)
- External PLL loop filter enables configuration for a wide range of input frequencies
- Ability to accept an input clock in the kHz range (video Hsync, for example)
- 25 mA output drive capability at TTL levels
- Lower power CMOS process
- +3.3 V $\pm 5\%$ or +5 V $\pm 10\%$ operating voltage
- Used along with the ICS674-01, forms a complete PLL circuit
- Phase detector and VCO blocks can be used independently for other PLL configurations
- Industrial temperature version available
- For better jitter performance, use the MK1575

Block Diagram



Pin Assignment



8 Pin (150 mil) SOIC

VCO Post Divide Select Table

| SEL | VCO Post Divide |
|-----|-----------------|
| 0 | 8 |
| 1 | 2 |

0 = connect pin directly to ground

1 = connect pin directly to VDD

Pin Descriptions

| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|----------|----------|---|
| 1 | FBIN | Input | Feedback clock input. Connect the output of the feedback divider to this pin. Falling edge triggered. |
| 2 | VDD | Power | VDD. Connect to +3.3 V or +5 V. |
| 3 | GND | Power | Connect to ground. |
| 4 | LF | Input | Loop filter connection (refer to Figure 1 on Page 5). <i>When using the phase detector block only, this pin serves as the charge pump output.</i> <i>When using the VCO block only, this pin serves as VCO input control voltage.</i> |
| 5 | LFR | Input | Loop filter return (refer to Figure 1 on Page 5). |
| 6 | SEL | Input | Select pin for VCO post divide, as per above table. |
| 7 | CLK | Output | Clock output. |
| 8 | REFIN | Input | Reference clock input. Connect the input clock to this pin. Falling edge triggered. |

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS663. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
|-------------------------------|-------------------|
| Supply Voltage, VDD | 7V |
| All Inputs and Outputs | -0.5V to VDD+0.5V |
| Ambient Operating Temperature | 0 to +70° C |
| Industrial Temperature | -40 to +85° C |
| Storage Temperature | -65 to +150° C |
| Soldering Temperature | 260° C |

Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
|---|-------|------|------|-------|
| Ambient Operating Temperature | -40 | | +85 | °C |
| Power Supply Voltage (measured in respect to GND) | +3.13 | | +5.5 | V |

DC Electrical Characteristics

VDD=3.3 V $\pm 5\%$ or 5.0 V $\pm 10\%$, Ambient temperature -40 to +85° C, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|---------------------------------|-----------------|------------------------------|---------|-----------|------|-------|
| Operating Voltage | VDD | | 3.13 | | 5.5 | V |
| Logic Input High Voltage | V _{IH} | REFIN, FBIN, SEL | 2 | | | V |
| Logic Input Low Voltage | V _{IL} | REFIN, FBIN, SEL | | | 0.8 | V |
| LF Input Voltage Range | V _I | | 0 | | VDD | V |
| Output High Voltage | V _{OH} | I _{OH} = -25 mA | 2.4 | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = 25 mA | | | 0.4 | V |
| Output High Voltage, CMOS level | V _{OH} | I _{OH} = -8 mA | VDD-0.4 | | | |
| Operating Supply Current | IDD | VDD = 5.0 V, No load, 40 MHz | | 15 | | mA |
| Short Circuit Current | I _{OS} | CLK | | ± 100 | | mA |
| Input Capacitance | C _I | SEL | | 5 | | pF |

AC Electrical Characteristics

VDD = 3.3 V \pm 5%, Ambient Temperature -40 to +85° C, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|--|-----------|-------------|--------|------|------|---------|
| Output Clock Frequency (from pin CLK) | f_{CLK} | SEL = 1 | 1 | | 100 | MHz |
| | | SEL = 0 | 0.25 | | 25 | MHz |
| Input Clock Frequency (into pins REFIN or FBIN) | f_{REF} | | Note 1 | | 8 | MHz |
| Output Rise Time | t_{OR} | 0.8 to 2.0V | | 1.2 | 2 | ns |
| Output Fall Time | t_{OF} | 2.0 to 0.8V | | 0.75 | 1.5 | ns |
| Output Clock Duty Cycle | t_{DC} | At VDD/2 | 40 | 50 | 60 | % |
| Jitter, Absolute peak-to-peak | t_J | | | 250 | | ps |
| VCO Gain | K_O | | | 200 | | MHz/V |
| Charge Pump Current | I_{cp} | | | 2.5 | | μ A |

VDD = 5.0 V \pm 10%, Ambient Temperature -40 to +85° C, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|--|-----------|--------------|--------|------|------|---------|
| Output Clock Frequency (from pin CLK) | f_{CLK} | SEL = 1 | 1 | | 120 | MHz |
| | | SEL = 0 | 0.25 | | 30 | MHz |
| Input Clock Frequency (into pins REFIN or FBIN) | f_{REF} | | Note 1 | | 8 | MHz |
| Output Rise Time | t_{OR} | 0.8 to 2.0 V | | 0.5 | 1 | ns |
| Output Fall Time | t_{OF} | 2.0 to 0.8 V | | 0.5 | 1 | ns |
| Output Clock Duty Cycle | t_{DC} | At VDD/2 | 45 | 50 | 55 | % |
| Jitter, Absolute peak-to-peak | t_J | | | 150 | | ps |
| VCO Gain | K_O | | | 200 | | MHz/V |
| Charge Pump Current | I_{cp} | | | 2.5 | | μ A |

Note 1: Minimum input frequency is limited by loop filter design. 1 kHz is a practical minimum limit.

Thermal Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|--|---------------|----------------|------|------|------|-------|
| Thermal Resistance Junction to Ambient | θ_{JA} | Still air | | 150 | | °C/W |
| | θ_{JA} | 1 m/s air flow | | 140 | | °C/W |
| | θ_{JA} | 3 m/s air flow | | 120 | | °C/W |
| Thermal Resistance Junction to Case | θ_{JC} | | | 40 | | °C/W |

External Components

The ICS663 requires a minimum number of external components for proper operation. A decoupling capacitor of $0.01\mu\text{F}$ should be connected between VDD and GND as close to the ICS663 as possible. A series termination resistor of 33Ω may be used at the clock output.

Special considerations must be made in choosing loop components C_1 and C_2 :

- 1) The loop capacitors should be a low-leakage type to avoid leakage-induced phase noise. For this reason, DO NOT use any type of polarized or electrolytic capacitors.
- 2) Microphonics (mechanical board vibration) can also induce output phase noise when the loop bandwidth is less than 1 kHz. For this reason, ceramic capacitors should have C0G or NP0 dielectric. Avoid high-K dielectrics like Z5U and X7R. These and some other ceramics have piezoelectric properties that convert mechanical vibration into voltage noise that interferes with VCXO operation.

For larger loop capacitor values such as $0.1\mu\text{F}$ or $1\mu\text{F}$, PPS film types made by Panasonic, or metal poly types made by Murata or Cornell Dubilier are recommended.

For questions or changes regarding loop filter characteristics, please contact your sales area FAE, or IDT Applications.

Avoiding PLL Lockup


In some applications, the ICS663 can “lock up” at the maximum VCO frequency. The way to avoid this problem is to use an external divider that always operates correctly regardless of the CLK output frequency. The CLK output frequency may be up to 2x the maximum Output Clock Frequency listed in the AC Electrical Characteristics above when the device is in an unlocked condition. Make sure that the external divider can operate up to this frequency.

Explanation of Operation

The ICS663 is a PLL building block circuit that includes an integrated VCO with a wide operating range. The device uses external PLL loop filter components which through proper configuration allow for low input clock reference frequencies, such as a 15.7 kHz Hsync input.

The phase/frequency detector compares the falling edges of the clocks inputted to FBIN and REFIN. It then generates an error signal to the charge pump, which produces a charge proportional to this error. The external loop filter integrates this charge, producing a voltage that then controls the frequency of the VCO. This process continues until the edges of FBIN are aligned with the edges of the REFIN clock, at which point the output frequency will be locked to the input frequency.

Figure 1. Example Configuration -- Generating a 20 MHz clock from a 200 kHz reference



Determining the Loop Filter Values

The loop filter components consist of C_1 , C_2 , and R_Z . Calculating these values is best illustrated by an example. Using the example in Figure 1, we can synthesize 20 MHz from a 200 kHz input.

The phase locked loop may be approximately described by the following equations:

$$\text{Bandwidth} = \frac{(R_Z \cdot K_O \cdot I_{CP})}{2\pi \cdot N}$$

$$\text{Damping factor, } \zeta = \frac{R_Z}{2} \sqrt{\frac{K_O \cdot I_{CP} \cdot C}{N}}$$

where:

K_O = VCO gain (MHz/Volt)

I_{CP} = Charge pump current (μA)

N = Total feedback divide from VCO,
including the internal VCO post divider

C_1 = Loop filter capacitor (Farads)

R_Z = Loop filter resistor (Ohms)

As a general rule, the bandwidth should be at least 20 times less than the reference frequency, i.e.,

$$BW \leq (REFIN) / 20$$

In this example, using the above equation, bandwidth should be less than or equal to 10 kHz. By setting the bandwidth to 10kHz and using the first equation, R_Z can be determined since all other variables are known. In the example of Figure 1, $N = 200$, comprising the divide by 2 on the chip (VCO post divider) and the external divide by 100. Therefore, the bandwidth equation becomes:

$$0,000 = \frac{R_Z \cdot 200 \cdot 2.5}{2\pi \cdot 200}$$

and $R_Z = 25 \text{ k}\Omega$

Choosing a damping factor of 0.7 (a minimal damping factor than can be used to ensure fast lock time), damping factor equation becomes:

$$0.7 = \frac{25,000}{2} \sqrt{\frac{200 \cdot 2.5 \cdot C}{200}}$$

and $C_1 = 1.25 \text{ nF}$ (1.2 nF is the nearest standard value).

The capacitor C_2 is used to damp transients from the charge pump and should be approximately 1/20th the size of C_1 , i.e.,

$$C_2 \cong C_1 / 20$$

Therefore, $C_2 = 60 \text{ pF}$ (56 pF nearest standard value).

To summarize, the loop filter components are:


$C_1 = 1.2 \text{ nF}$

$C_2 = 56 \text{ pF}$

$R_Z = 25 \text{ k}\Omega$

Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

| Part / Order Number | Marking | Shipping Packaging | Package | Temperature |
|---------------------|---------|--------------------|------------|---------------|
| 663MLF | 663MLF | Tubes | 8-pin SOIC | 0 to +70° C |
| 663MLFT | 663MLF | Tape and Reel | 8-pin SOIC | 0 to +70° C |
| 663MILF | 663MILF | Tubes | 8-pin SOIC | -40 to +85° C |
| 663MILFT | 663MILF | Tape and Reel | 8-pin SOIC | -40 to +85° C |

Parts that are ordered with a "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.
www.idt.com



www.IDT.com