



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### GENERAL DESCRIPTION

The 8701 is a low skew, ÷1, ÷2 LVCMOS/LVTTL Clock Generator. The low impedance LVCMOS outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The bank enable inputs, BANK\_EN0:1, support enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The 8701 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output and part-to-part skew characteristics make the 8701 ideal for those clock distribution applications demanding well defined performance and repeatability.


### FEATURES

- Twenty LVCMOS outputs, 7Ω typical output impedance
- One LVCMOS/LVTTL clock input
- Maximum output frequency: 250MHz
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- Output skew: 250ps (maximum)
- Part-to-part skew: 600ps (maximum)
- Bank skew: 200ps (maximum)
- Multiple frequency skew: 300ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply modes
- 0°C to 70°C ambient operating temperature
- Other divide values available on request
- Available in lead-free RoHS compliant package

### BLOCK DIAGRAM



### PIN ASSIGNMENT



**48-Pin LQFP**

7mm x 7mm x 1.4mm

**Y Package**

Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Type		Description
2, 5, 11, 26, 32, 35, 41, 44	V <sub>DDO</sub>	Power		Output supply pins.
7, 9, 18, 21, 28, 30, 37, 39, 46, 48	GND	Power		Power supply ground.
16, 20	V <sub>DD</sub>	Power		Positive supply pins.
25, 27, 29, 31, 33	QA0, QA1, QA2, QA3, QA4	Output		Bank A outputs.LVCMOS / LVTTTInterface levels. 7Ω typical output impedance.
34, 36, 38, 40, 42	QB0, QB1, QB2, QB3, QB4	Output		Bank B outputs.LVCMOS / LVTTTInterface levels. 7Ω typical output impedance.
43, 45, 47, 1, 3	QC0, QC1, QC2, QC3, QC4	Output		Bank C outputs.LVCMOS / LVTTTInterface levels. 7Ω typical output impedance.
4, 6, 8, 10, 12	QD0, QD1, QD2, QD3, QD4	Output		Bank D outputs. LVCMOS / LVTTTInterface levels. 7Ω typical output impedance.
22	CLK	Input	Pulldown	LVCMOS / LVTTT clock input.
13	DIV_SELD	Input	Pullup	Controls frequency division for Bank D outputs. LVCMOS / LVTTTInterface levels.
14	DIV_SELC	Input	Pullup	Controls frequency division for Bank C outputs. LVCMOS / LVTTTInterface levels.
23	DIV SELB	Input	Pullup	Controls frequency division for Bank B outputs. LVCMOS / LVTTTInterface levels.
24	DIV SELA	Input	Pullup	Controls frequency division for Bank A outputs. LVCMOS / LVTTTInterface levels.
17, 19	BANK_EN1, BANK_EN0	Input	Pullup	Enables and disables outputs by banks. LVCMOS / LVTTTInterface levels.
15	nMR/OE	Input	Pullup	Master Reset and output enable. When HIGH, output drivers are enabled. Whe LOW, output drivers are in HiZ and dividers are reset. LVCMOS / LVTTTInterface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 2. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$C_{IN}$	Input Capacitance			4		pF
$R_{PULLUP}$	Input Pullup Resistor			51		k $\Omega$
$R_{PULLDOWN}$	Input Pulldown Resistor			51		k $\Omega$
$C_{PD}$	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO} = 3.465V$			15	pF
$R_{OUT}$	Output Impedance			7		$\Omega$

**TABLE 3. FUNCTION TABLE**

Inputs				Outputs				
nMR/OE	BANK_EN1	BANK_EN0	DIV_SELx	QA0:QA4	QB0:QB4	QC0:QC4	QD0:QD4	Qx Frequency
0	X	X	X	Hi Z	Hi Z	Hi Z	Hi Z	zero
1	0	0	0	Active	Hi Z	Hi Z	Hi Z	fIN/2
1	1	0	0	Active	Active	Hi Z	Hi Z	fIN/2
1	0	1	0	Active	Active	Active	Hi Z	fIN/2
1	1	1	0	Active	Active	Active	Active	fIN/2
1	0	0	1	Active	Hi Z	Hi Z	Hi Z	fIN
1	1	0	1	Active	Active	Hi Z	Hi Z	fIN
1	0	1	1	Active	Active	Active	Hi Z	fIN
1	1	1	1	Active	Active	Active	Active	fIN

**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{DD}$	4.6V
Inputs, $V_i$	-0.5V to $V_{DD} + 0.5V$
Outputs, $V_o$	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0 lfpm)
Storage Temperature, $T_{STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 4A. POWER SUPPLY DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ\text{C}$  TO  $70^\circ\text{C}$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Positive Supply Voltage		3.135	3.3	3.465	V
$V_{DDO}$	Output Supply Voltage		3.135	3.3	3.465	V
			2.375	2.5	2.625	V
$I_{DD}$	Power Supply Current				95	mA

**TABLE 4B. LVCMOS DC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	2		$V_{DD} + 0.3$	V
		CLK	2		$V_{DD} + 0.3$	V
$V_{IL}$	Input Low Voltage	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	-0.3		0.8	V
		CLK	-0.3		1.3	V
$I_{IH}$	Input High Current	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = V_{IN} = 3.465V$		5	$\mu A$
		CLK	$V_{DD} = V_{IN} = 3.465V$		150	$\mu A$
$I_{IL}$	Input Low Current	DIV_SELA, DIV_SELB, DIV_SEL, DIV_SELD, BANK_EN0, BANK_EN1, nMR/OE	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		$\mu A$
		CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5		$\mu A$
$V_{OH}$	Output High Voltage	$V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$	2.6			V
		$V_{DD} = 3.135V,$ $V_{DDO} = 2.375V$ $I_{OH} = -27mA$	1.8			V
$V_{OL}$	Output Low Voltage	$V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$			0.5	V
		$V_{DD} = 3.135V,$ $V_{DDO} = 2.375V$ $I_{OL} = 27mA$			0.5	V

**TABLE 5A. AC CHARACTERISTICS,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Output Frequency				250	MHz
$t_{PD}$	Propagation Delay; NOTE 1	$f \leq 200MHz$	2.2		3.4	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{DDO}/2$			200	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at $V_{DDO}/2$			250	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at $V_{DDO}/2$			300	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at $V_{DDO}/2$			600	ps
$t_R$	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
$t_F$	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	$f \leq 200MHz$	$t_{CYCLE}/2 - 0.5$	$t_{CYCLE}/2$	$t_{CYCLE}/2 + 0.5$	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6	$f = 10MHz$			6	ns
$t_{DIS}$	Output Disable Time; NOTE 6	$f = 10MHz$			6	ns

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DDO}/2$ .

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.


NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

**TABLE 5B. AC CHARACTERISTICS,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $70^\circ C$** 


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$f_{MAX}$	Output Frequency				250	MHz
$t_{PD}$	Propagation Delay; NOTE 1	$f \leq 200MHz$	2.6		3.6	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at $V_{DDO}/2$			225	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at $V_{DDO}/2$			250	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at $V_{DDO}/2$			300	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at $V_{DDO}/2$			600	ps
$t_R$	Output Rise Time; NOTE 6	30% to 70%	280		850	ps
$t_F$	Output Fall Time; NOTE 6	30% to 70%	280		850	ps
odc	Output Duty Cycle	$f \leq 200MHz$	$t_{CYCLE}/2 - 0.5$	$t_{CYCLE}/2$	$t_{CYCLE}/2 + 0.5$	ns
		$f = 200MHz$	2	2.5	3	ns
$t_{EN}$	Output Enable Time; NOTE 6	$f = 10MHz$			6	ns
$t_{DIS}$	Output Disable Time; NOTE 6	$f = 10MHz$			6	ns

For notes, please see T5A above.


## PARAMETER MEASUREMENT INFORMATION




3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW




PART-TO-PART SKEW




BANK SKEW (where X denotes outputs in the same bank)



PROPAGATION DELAY



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME

## APPLICATION INFORMATION

### Driver Termination

For LVCMOS Output Termination, please refer to a separate Application Note: *LVCMOS Driver Termination*.

---

---

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

##### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.

#### OUTPUTS:

##### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

---

---

## POWER CONSIDERATIONS

For Power Dissipation, please refer to a separate Application Note: *Power Dissipation for LVCMOS Buffer*.

## RELIABILITY INFORMATION

**TABLE 6.  $\theta_{JA}$  VS. AIR FLOW TABLE FOR 48 LEAD LQFP**

<b><math>\theta_{JA}</math> by Velocity (Linear Feet per Minute)</b>			
	<b>0</b>	<b>200</b>	<b>500</b>
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

**TRANSISTOR COUNT**

The transistor count for 8701 is: 1743

PACKAGE OUTLINE - Y SUFFIX FOR 48 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBC		
	MINIMUM	NOMINAL	MAXIMUM
N	48		
A	--	--	1.60
A1	0.05	--	0.15
A2	1.35	1.40	1.45
b	0.17	0.22	0.27
c	0.09	--	0.20
D	9.00 BASIC		
D1	7.00 BASIC		
D2	5.50 Ref.		
E	9.00 BASIC		
E1	7.00 BASIC		
E2	5.50 Ref.		
e	0.50 BASIC		
L	0.45	0.60	0.75
$\theta$	0°	--	7°
ccc	--	--	0.08

Reference Document: JEDEC Publication 95, MS-026

**TABLE 8. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8701CYLF	ICS8701CYLF	48 Lead "Lead-Free" LQFP	tray	0°C to 70°C
8701CYLFT	ICS8701CYLF	48 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Rev	Table	Page	Description of Change	Date
B	5A 5B	5 7 8 - 10	Updated notes. Updated notes. Updated drawings	10/4/01
C	4B 4D	4 6 11	Revised $V_{IH}$ rows from 3.8 Maximum to $V_{DD} + 0.3$ Maximum. Revised $V_{IH}$ rows from 3.8 Maximum to $V_{DD} + 0.3$ Maximum. Added Power Dissipation and Driver Termination notes.	11/28/01
C	1	2 9	Pin Description Table, revised nMR/OE description. Updated Output Rise/Fall Time Diagram.	8/19/02
D	T2  T8	1 3 7 8  11	Features Section - added lead-free bullet. Pin Characteristics Table - Changed CIN from 4pF max to 4pF typical. Parameter Measurement Information - added Bank Skew diagram. Application Information - added Recommendations for Unused Input and Output Pins. Ordering Information Table - added lead-free part number, marking and note. Updated format throughout the data sheet.	2/27/06
E	T8	11 13	Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page.	7/31/10
F	T8	11	Ordering Information - removed leaded devices. PDN CQ-13-02. Updated format throughout the data sheet.	1/22/15



**Corporate Headquarters**

6024 Silver Creek Valley Road  
San Jose, California 95138

**Sales**

800-345-7015 or +408-284-8200  
Fax: 408-284-2775  
www.IDT.com

**Technical Support**

**email: [clocks@idt.com](mailto:clocks@idt.com)**

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.