imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

FEATURES:

- Phase-Lock Loop Clock Distribution
- 10MHz to 133MHz operating frequency
- · Distributes one clock input to one bank of five outputs
- Zero Input-Output Delay
- Output Skew < 250ps
- Low jitter <200 ps cycle-to-cycle
- IDT23S05-1 for Standard Drive
- IDT23S05-1H for High Drive
- No external RC network required
- Operates at 3.3V VDD
- Power down mode
- Spread spectrum compatible
- Available in SOIC package

NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The IDT23S05 is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications. The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

The IDT23S05 is an 8-pin version of the IDT23S09. IDT23S05 accepts one reference input, and drives out five low skew clocks. The -1H version of this device operates up to 133MHz frequency and has a higher drive than the -1 device. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. In the absence of an input clock, the IDT23S05 enters power down. In this mode, the device will draw less than 12µ A for Commercial Temperature range and less than 25µ A for Industrial temperature range, the outputs are tri-stated, and the PLL is not running, resulting in a significant reduction of power.

The IDT23S05 is characterized for both Industrial and Commercial operation.




1

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

AUGUST 2009

PIN CONFIGURATION



SOIC TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Max.	Unit
Vdd	Supply Voltage Range	-0.5 to +4.6	V
VI ⁽²⁾	Input Voltage Range (REF)	-0.5 to +5.5	V
VI	Input Voltage Range	-0.5 to	V
	(except REF)	VDD+0.5	
Iк (VI < 0)	Input Clamp Current	50	mA
Io (Vo = 0 to VDD)	Continuous Output Current	±50	mA
VDD or GND	Continuous Current	±100	mA
$TA = 55^{\circ}C$	Maximum Power Dissipation	0.7	W
(in still air) ⁽³⁾			
Tstg	Storage Temperature Range	-65 to +150	°C
Operating	Operating Commercial Temperature		°C
Temperature	Range		
Operating	Industrial Temperature	-40 to +85	°C
Temperature	Range		

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

APPLICATIONS:

- SDRAM
- Telecom
- Datacom
- PC Motherboards/Workstations
- Critical Path Delay Designs

PIN DESCRIPTION

Pin Name	Pin Number	Туре	Functional Description	
REF ⁽¹⁾	1	IN	Input reference clock, 5 Volt tolerant input	
CLK2 ⁽²⁾	2	Out	Output clock	
CLK1 ⁽²⁾	3	Out	Output clock	
GND	4	Ground	Ground	
CLK3 ⁽²⁾	5	Out	Output clock	
Vdd	6	PWR	3.3V Supply	
CLK4 ⁽²⁾	7	Out	Output clock	
CLKOUT ⁽²⁾	8	Out	Output clock, internal feedback on this pin	

NOTES:

1. Weak pull down.

2. Weak pull down on all outputs.

OPERATING CONDITIONS - COMMERCIAL

Symbol	Parameter	Min.	Max.	Unit
Vdd	Supply Voltage	3	3.6	V
TA	Operating Temperature (Ambient Temperature)	0	70	°C
CL	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	_	10	
Cin	Input Capacitance	—	7	pF

DC ELECTRICAL CHARACTERISTICS - COMMERCIAL

Symbol	Parameter	C	Conditions		Max.	Unit
VIL	Input LOW Voltage Level			—	0.8	V
Vih	Input HIGH Voltage Level			2	—	V
١L	Input LOW Current	VIN = 0V		—	50	μA
Ін	Input HIGH Current	Vin = Vdd		_	100	μA
Vol	Output LOW Voltage	Standard Drive	IOL = 8mA	—	0.4	V
		High Drive	IOL = 12mA (-1H)			
Vон	Output HIGH Voltage	Standard Drive	Iон = -8mA	2.4	—	V
		High Drive	Іон = -12mA (-1H)			
IDD_PD	Power Down Current	REF = 0MHz		—	12	μA
ldd	Supply Current	Unloaded Outputs at 66.	Unloaded Outputs at 66.66MHz		32	mA

SWITCHING CHARACTERISTICS (23S05-1) - COMMERCIAL^(1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	—	133	MHz
		30pFLoad	10	—	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
t3	RiseTime	Measured between 0.8V and 2V	_	—	2.5	ns
t4	FallTime	Measured between 0.8V and 2V		—	2.5	ns
ts	Output to Output Skew	All outputs equally loaded		—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2		0	±350	ps
t	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices		0	700	ps
tJ	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	—	200	ps
t LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin		_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

SWITCHING CHARACTERISTICS (23S05-1H) - COMMERCIAL^(1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	—	133	MHz
		30pFLoad	10	—	100	
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	Duty Cycle = $t_2 \div t_1$	Measured at 1.4V, FOUT <50MHz	45	50	55	%
ß	RiseTime	Measured between 0.8V and 2V	—	—	1.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	_	1.5	ns
ъ	Output to Output Skew	All outputs equally loaded	_	—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	—	0	±350	ps
4	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	_	-	V/ns
tJ	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
t LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

OPERATING CONDITIONS - INDUSTRIAL

Symbol	Parameter	Min.	Max.	Unit
Vdd	Supply Voltage	3	3.6	V
TA	Operating Temperature (Ambient Temperature)	-40	+85	°C
CL	Load Capacitance < 100MHz	—	30	pF
	Load Capacitance 100MHz - 133MHz	—	10	
CIN	InputCapacitance	_	7	pF

DC ELECTRICAL CHARACTERISTICS - INDUSTRIAL

Symbol	Parameter	C	conditions	Min.	Max.	Unit
VIL	Input LOW Voltage Level			—	0.8	V
Vih	Input HIGH Voltage Level			2	—	V
lı∟	Input LOW Current	VIN = 0V		—	50	μA
Ін	Input HIGH Current	VIN = VDD		—	100	μA
Vol	Output LOW Voltage	Standard Drive	IOL = 8mA	—	0.4	V
		High Drive	IoL = 12mA (-1H)			
Vон	Output HIGH Voltage	Standard Drive	Iон = -8mA	2.4	_	V
		High Drive	Іон = -12mA (-1H)			
IDD_PD	Power Down Current	REF = 0MHz		—	25	μA
ldd	Supply Current	Unloaded Outputs at 66.	Unloaded Outputs at 66.66MHz		35	mA

SWITCHING CHARACTERISTICS (23S05-1) - INDUSTRIAL (1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	—	133	MHz
		30pFLoad	10	—	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, Fout = 66.66MHz	40	50	60	%
t3	RiseTime	Measured between 0.8V and 2V	_	—	2.5	ns
t4	FallTime	Measured between 0.8V and 2V	-	—	2.5	ns
đ	Output to Output Skew	All outputs equally loaded	—	—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
ħ	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
tJ	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	-	—	200	ps
tlocк	PLL Lock Time	Stable power supply, valid clock presented on REF pin	_	_	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

SWITCHING CHARACTERISTICS (23S05-1H) - INDUSTRIAL^(1,2)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
tı	Output Frequency	10pFLoad	10	—	133	MHz
		30pFLoad	10	_	100	
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT = 66.66MHz	40	50	60	%
	Duty Cycle = t2 ÷ t1	Measured at 1.4V, FOUT <50MHz	45	50	55	%
t3	RiseTime	Measured between 0.8V and 2V		—	1.5	ns
t4	FallTime	Measured between 0.8V and 2V	_	—	1.5	ns
ts	Output to Output Skew	All outputs equally loaded	—	—	250	ps
t6	Delay, REF Rising Edge to CLKOUT Rising Edge	Measured at VDD/2	_	0	±350	ps
ħ	Device-to-Device Skew	Measured at VDD/2 on the CLKOUT pins of devices	_	0	700	ps
t8	Output Slew Rate	Measured between 0.8V and 2V using Test Circuit #2	1	_	_	V/ns
tJ	Cycle-to-Cycle Jitter, pk - pk	Measured at 66.66MHz, loaded outputs	_	_	200	ps
t LOCK	PLL Lock Time	Stable power supply, valid clock presented on REF pin	—	—	1	ms

NOTES:

1. REF Input has a threshold voltage of VDD/2.

2. All parameters specified with loaded outputs.

ZERO DELAY AND SKEW CONTROL


All outputs should be uniformly loaded in order to achieve Zero I/O Delay. Since the CLKOUT pin is the internal feedback for the PLL, its relative loading can affect and adjust the input/output delay.


For designs utilizing zero I/O Delay, all outputs including CLKOUT must be equally loaded. Even if the output is not used, it must have a capacitive load equal to that on the other outputs in order to obtain true zero I/O Delay. If I/O Delay adjustments are needed, use the Output Load Difference diagram to calculate loading differences between the CLKOUT pin and other outputs. For zero output-to-output skew, all outputs must be loaded equally.

SPREAD SPECTRUM COMPATIBLE


Many systems being designed now use a technology called Spread Spectrum Frequency Timing Generation. This product is designed not to filter off the Spread Spectrum feature of the reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a significant amount of tracking skew, which may cause problems in systems requiring synchronization.

SWITCHING WAVEFORMS







All Outputs Rise/Fall Time



Output to Output Skew




Input to Output Propagation Delay






TEST CIRCUITS



Test Circuit 1 (all Parameters Except t8)

Test Circuit 2 (t8, Output Slew Rate On -1H Devices)

ORDERINGINFORMATION



*NOTE: EOL for non-green parts to occur on 5/13/10 per PDNU-09-01

Ordering Code	Package Type	Operating Range
IDT23S05-1DC*	8-Pin SOIC	Commercial
IDT23S05-1DCG	8-Pin SOIC	Commercial
IDT23S05-1DCI*	8-Pin SOIC	Industrial
IDT23S05-1HDC*	8-Pin SOIC	Commercial
IDT23S05-1HDCG	8-Pin SOIC	Commercial
IDT23S05-1HDCGI	8-Pin SOIC	Industrial
IDT23S05-1HDCI*	8-Pin SOIC	Industrial



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES:

800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com