

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









2.5V TO 3.3V HIGH PERFORMANCE CLOCK **BUFFER**

IDT5V2310

FEATURES:

- High performance 1:10 clock driver for general purpose applications
- Operates up to 200MHz at VDD = 3.3V
- Pin-to-pin skew < 100ps
- VDD range: 2.3V to 3.6V
- · Output enable glitch suppression
- · Distributes one clock input to two banks of five outputs
- 25 Ω on-chip series dampening resistors
- Available in TSSOP and VFQFPN packages


NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

DESCRIPTION:

The IDT5V2310 is a high performance, low skew clock buffer that operates up to 200MHz. Two banks of five outputs each provide low skew copies of CLK. Through the use of control pins 1G and 2G, the outputs of banks 1Y(0:4) and 2Y(0:4) can be placed in a low state regardless of CLK input. The device operates in 2.5V and 3.3V environments. The built-in output enable glitch suppression ensures a synchronized output enable sequence to distribute full period clock signals.

The IDT5V2310 is characterized for operation from -40°C to +85°C.

FUNCTIONAL BLOCK DIAGRAM





The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

NOVEMBER 2004

PIN CONFIGURATION





ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Description	Max	Unit
VDD	Power Supply Voltage	-0.5 to +4.6	V
Vı	Input Voltage ⁽²⁾	-0.5 to VDD +0.5	٧
Vo	Output Voltage ⁽²⁾	-0.5 to VDD +0.5	٧
lıĸ	Input Clamp Current VI < 0 or VI > VDD	±50	mA
Іок	Output Clamp Current Vo < 0 or Vo > VDD	±50	mA
lo	Continuous Total Output Current Vo < 0 to VDD	±50	mA
Tstg	Storage Temperature	-65 to +150	°C

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Not to exceed 4.6V.

CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V)

Parameter	Description	Min.	Тур.	Max.	Unit
CIN	Input Capacitance	_	2.5	_	pF
	Vi = 0V or Vdd				

FUNCTION TABLE(1)

Inputs			Outputs		
1G	2G	CLK	1 Y (0:4)	2 Y (0:4)	
L	L	Х	L	L	
Н	L	Н	Н	L	
L	Н	Н	L	Н	
Н	Н	Н	Н	Н	

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care

PIN DESCRIPTION

TERM	INAL	
Symbol	1/0	Description
1G	_	Output Enable Control for $1Y(0:4)$ Outputs. This output enable is active HIGH. If this pin is Logic HIGH, the $1Y(0:4)$ clock outputs will follow the input clock (CLK). If this pin is logic LOW, the $1Y(0:4)$ outputs will drive low independent of the state of CLK.
2G	Ι	Output Enable Control for 2Y(0:4) Outputs. This output enable is active HIGH. If this pin is Logic HIGH, the 2Y(0:4) clock outputs will follow the input clock (CLK). If this pin is logic LOW, the 2Y(0:4) outputs will drive low independent of the state of CLK.
1Y(0:4)	0	Buffered Output Clocks
2Y(0:4)	0	Buffered Output Clocks
CLK	I	Input Reference Frequency
GND	·	Ground
V _{DD}	PWR	DC Power Supply, 2.3V to 3.6V

RECOMMENDED OPERATING RANGE

Symbol	Description		Min.	Тур.	Max.	Unit
VDD	Internal Power Supply Voltage		2.3	2.5		V
				3.3	3.6	
VIL	Input Voltage LOW	VDD = 3V to 3.6V			0.8	V
		VDD = 2.3V to 2.7V			0.7	
VIH	Input Voltage HIGH	VDD = 3V to 3.6V	2			V
		VDD = 2.3V to 2.7V	1.7			
Vı	Input Voltage		0		VDD	V
Іон	Output Current HIGH	VDD = 3V to 3.6V			-12	mA
		VDD = 2.3V to 2.7V			-6	
loL	Output Current LOW	VDD = 3V to 3.6V			12	mA
		VDD = 2.3V to 2.7V			6	
TA	Ambient Operating Temperature		-40		+85	°C

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max	Unit
Vık	Input Voltage	$V_{DD} = 3V$, $I_{IN} = -18mA$			- 1.2	V
lin	Input Current	VI = 0V or VDD			±5	μΑ
IDD	Static Device Current(1)	CLK = 0V or VDD , $IO = 0mA$, $VDD = 3.3V$			25	μΑ

NOTE:

DC ELECTRICAL CHARACTERISTICS - VDD = 3.3V ± 0.3V

Symbol	Parameter	Test Cor	nditions	Min.	Typ. ⁽¹⁾	Max	Unit
		VDD = Min. to Max.	Іон = -100μΑ	V _{DD} - 0.2			
Vон	HIGH level Output Voltage	VDD = 3V	Iон = -12mA	2.1			V
			Iон = -6mA	2.4			
		VDD = Min. to Max.	Ιοι = 100μΑ			0.2	
Vol	LOW level Output Voltage	VDD = 3V	IoL = 12mA			0.8	V
			IoL = 6mA			0.55	
		VDD = 3V	Vo = 1V	-28			
Іон	HIGH level Output Current	VDD = 3.3V	Vo = 1.65V		-36		mA
		VDD = 3.6V	Vo = 3.135V			-14	
		VDD = 3V	Vo = 1.95V	28			
lol	LOW level Output Current	VDD = 3.3V	Vo = 1.65V		36		mA
		VDD = 3.6V	Vo = 0.4V			14	

NOTE

^{1.} For IDD over frequency, see TEST CIRCUIT AND WAVEFORMS.

^{1.} All typical values are at respective nominal VDD.

DC ELECTRICAL CHARACTERISTICS - VDD = 2.5V ± 0.2V

Symbol	Parameter	Test Con	ditions	Min.	Typ. ⁽¹⁾	Max	Unit
Vон	HIGH level Output Voltage	VDD = Min. to Max.	Іон = -100μΑ	V _{DD} - 0.2			V
		VDD = 2.3V	Iон = -6mA	1.8			
Vol	LOW level Output Voltage	VDD = Min. to Max.	IoL = 100μA			0.2	V
		VDD = 2.3V	IoL = 6mA			0.55	
		VDD = 2.3V	Vo = 1V	-17			
Іон	HIGH level Output Current	VDD = 2.5V	Vo = 1.25V		-25		mA
		VDD = 2.7V	Vo = 2.375V			-10	
		VDD = 2.3V	Vo = 1.2V	17			
lol	LOW level Output Current	VDD = 2.5V	Vo = 1.25V		25		mA
		VDD = 2.7V	Vo = 0.3V			10	

NOTE:

TIMING REQUIREMENTS OVER RECOMMENDED RANGE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max	Unit
fclk	Clock Frequency	V _{DD} = 3V to 3.6V	0		200	MHz
		V _{DD} = 2.3V to 2.7V	0		170	

^{1.} All typical values are at respective nominal VDD.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE -

 $V_{DD} = 3.3V \pm 0.3V^{(1)}$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max	Unit
tplH	CLK to Yx	f = 0MHz to 200MHz	1.3		2.8	ns
tphl						
tsk(o) ⁽²⁾	Output Skew, Yx to Yx				100	ps
tsk(p)	Pulse Skew				250	ps
tsk(PP)	Part-to-Part Skew				500	ps
tr	Rise Time	$Vo = 0.4V$ to $2V^{(3)}$	0.7		2	V/ns
t⊧	FallTime	$Vo = 2V \text{ to } 0.4V^{(3)}$	0.7		2	V/ns
tsu	G before CLK↓	V(THRESHOLD) = VDD/2	0.1		·	ns
tн	G after CLK↓		0.4			

NOTES:

- 1. All typical values are at respective nominal VDD.
- 2. This specification is only valid for equal loading of all outputs.
- 3. Measured at 100MHz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE -

 $V_{DD} = 2.5V \pm 0.2V^{(1)}$


Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max	Unit
t PLH	CLK to Yx	f = 0MHz to 170MHz	1.5		3.5	ns
t PHL						
tsk(o) ⁽²⁾	Output Skew, Yx to Yx				100	ps
tsk(p)	Pulse Skew				400	ps
tsk(pp)	Part-to-Part Skew				600	ps
tr	Rise Time	Vo = 0.4V to 1.7V ⁽³⁾	0.5		1.4	V/ns
t _F	FallTime	$Vo = 1.7V \text{ to } 0.4V^{(3)}$	0.5		1.4	V/ns
tsu	G before CLK↓	V(THRESHOLD) = VDD/2	0.1			ns
tн	G after CLK↓		0.4			

NOTES:

- 1. All typical values are at respective nominal VDD.
- 2. This specification is only valid for equal loading of all outputs.
- 3. Measured at 100MHz.


OUTPUT ENABLE GLITCH SUPPRESSION CIRCUIT

The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer will be enabled on the next full period of the input clock (negative edge triggered by the input clock). The G input must be stable one ten-time prior to the falling edge of the CLK for predictable operation.



G (ten, tois) Relative to CLK↓


TEST CIRCUITS AND WAVEFORMS




NOTES:

- 1. C_L includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR $\pm 00MHz$; Zo = 50Ω ; tr < 1.2ns; tr < 1.2ns.


Test Load Circuit



Voltage Waveforms Propagation Delay Times




Output Skew



Pulse Skew

RECOMMENDED LANDING PATTERN




NR 20 pin

NOTE: All dimensions are in millimeters.

ORDERING INFORMATION

NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01





CORPORATE HEADQUARTERS

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: clockhelp@idt.com

