imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Features

High-speed access

- Commercial: 20/25/35/45ns (max.)

- Low-power operation
 - IDT70825S
 Active: 775mW (typ.)
 Standby: 5mW (typ.)
 - IDT70825L
 Active: 775mW (typ.)
 Standby: 1mW (typ.)
- 8K x 16 Sequential Access Random Access Memory (SARAM[™])
 - Sequential Access from one port and standard Random Access from the other port
 - Separate upper-byte and lower-byte control of the Random Access Port

High speed operation


- 20ns tAA for random access port
- 20ns tCD for sequential port
- 25ns clock cycle time
- Architecture based on Dual-Port RAM cells

Functional Block Diagram

- Compatible with Intel BMIC and 82430 PCI Set
- Width and Depth Expandable
- Sequential side
 - Address based flags for buffer control
- Pointer logic supports up to two internal buffers
- Battery backup operation 2V data retention
- TTL-compatible, single 5V (+10%) power supply
- Available in 80-pin TQFP and 84-pin PGA
- Industrial temperature range (-40°C to +85°C) is available for selected speeds

Description

The IDT70825 is a high-speed 8K x 16-Bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter



3016 drw 01

IDT70825S/L

High-Speed 8K x 16 Sequential Access Random Access Memory

Industrial and Commercial Temperature Ranges


sequencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 775mW of power at maximum high-speed clock-to-data and Random Access. An automatic power

down feature, controlled by \overline{CE} , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70825 is packaged in a 80-pin Thin Quad Flatpack (TQFP) or 84-pin Pin Grid Array (PGA).

Pin Configurations^(1,2,3)



NOTES:

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. PN-80-1 package body is approximately 14mm x 14mm x 1.4mm. G84-3 package body is approximately 1.21 in x 1.21 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

Pin Descriptions: Random Access Port⁽¹⁾

SYMBOL	NAME	I/O	DESCRIPTIONS
A0-A12	Address Lines	I	Address inputs to access the 8192-word (16-Bit) memory array.
I/O0-I/O15	Inputs/Outputs	Ι	Random access data inputs/outputs for 16-Bit wide data.
ĈĒ	Chip Enable	I	When \overline{CE} is LOW, the random access port is enabled. When \overline{CE} is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the High-impedance state. All data is retained during $\overline{CE} = V_{H}$, unless it is altered by the sequential port. \overline{CE} and \overline{CMD} may not be LOW at the same time.
CMD	Control Register Enable	I	When CMD is LOW, address lines Ao-A ₂ , R/W, and inputs/outputs I/Oo-I/O12, are used to access the control register, the flag register, and the start and end of buffer registers. CMD and CE may not be LOW at the same time.
R/W	Read/Write Enable	I	If \overline{CE} is LOW and \overline{CMD} is HIGH, data is written into the array when R/W is LOW and read out of the array when R/W is HIGH. If \overline{CE} is HIGH and \overline{CMD} is LOW, R/W is used to access the buffer command registers. \overline{CE} and \overline{CMD} may not be LOW at the same time.
ŌĒ	Output Enable	I	When \overline{OE} is LOW and R/ \overline{W} is HIGH, I/Oo-I/O15 outputs are enabled. When \overline{OE} is HIGH, the I/O outputs are in the High-impedance state.
ĒB, ŪB	Lower Byte, Upper Byte Enables	I	When \overline{LB} is LOW, I/O0-I/O7 are accessible for read and write operations. When \overline{LB} is HIGH I/O0-I/O7 are tri- stated and blocked during read and write operations. UB controls access for I/O8-I/O15 in the same manner and is asynchronous from \overline{LB} .
Vcc	Power Supply	Ι	Seven +5V power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.
GND	Ground	Ι	Ten ground pins. All ground pins must be connected to the same ground supply.

Pin Descriptions: Sequential Access Port⁽¹⁾

3016 tbl 01

SYMBOL	NAME	I/O	DESCRIPTIONS
SI/O0-15	Inputs/Outputs	I	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	Ι	SI/Oo-SI/O15, SCE, SR/W, and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-to-HIGH transition of SCLK when CNTEN is LOW.
SCE	Chip Enable	I	When $\overline{\text{SCE}}$ is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When $\overline{\text{SCE}}$ is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the SI/O outputs are in the High-impedance state. All data is retained, unless altered by the random access port.
CNTEN	Control Enable	Ι	When CNTEN is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of CE.
SR∕₩	Read/Write Enable	I	When SR/ \overline{W} and \overline{SCE} are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When SR/ \overline{W} is HIGH, and SCE and SOE are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination of a write cycle is done on the LOW-to-HIGH transition of SCLK if SR/ \overline{W} or SCE is HIGH.
SLD	Address Pointer Load Control	I	When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When SLD is LOW, data on the inputs SI/Oo-SI/O12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following SLD, the address pointer changes to the address location contained in the data-in register. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
SSTRT1, SSTRT2	Load Start of Address Register	I	When SSTRT1 or SSTRT2 is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start address are stored in internal registers. SSTRT1 and SSTRT2 may not be LOW while SLD is LOW or during the cycle following SLD.
EOB1, EOB2	End of Buffer Flag	Ι	$\overline{\text{EOB}_1}$ or $\overline{\text{EOB}_2}$ is output LOW when the address pointer is incremented to match the address stored in the end of the buffer registers. The flags can be cleared by either asserting $\overline{\text{RST}}$ LOW or by writing zero into Bit 0 and/or Bit 1 of the control register at address 101. $\overline{\text{EOB}_1}$ and $\overline{\text{EOB}_2}$ are dependent on separate internal registers, and therefore separate match addresses.
SOE	Output Enable	Ι	SOE controls the data outputs and is independent of SCLK. When SOE is LOW, output buffers and the sequentially addressed data is output. When SOE is HIGH, the SI/O output bus is in the High-impedance state. SOE is asynchronous to SCLK.
RST	Reset	Ι	When $\overline{\text{RST}}$ is LOW, all internal registers are set to their default state, the address pointer is set to zero and the $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ flags are set HIGH. Rst is asynchronous to SCLK.

NOTE:

1. $\hfill{"I/O"}$ is bidirectional input and output. "I" is input and "O" is output.

IDT70825S/L High-Speed 8K x 16 Sequential Access Random Access Memory

Industrial and Commercial Temperature Ranges

3016 tbl 04a

3016 tbl 05

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA

NOTES:

3016 tbl 03a

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance (TA = +25°C, f = 1.0mhz, TQFP only)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	Vıℕ = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF
				3016 tbl 06

NOTES:

 This parameter is determined by device characterization, but is not production tested.

3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vн	Input High Voltage	2.2		6.0 ⁽²⁾	۷
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	۷

NOTES:

1. VIL $\geq -1.5V$ for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VCC = 5.0V ± 10%)

			708	25S	708		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
llul	Input Leakage Current	Vcc = 5.5V, VIN = 0V to Vcc	-	5		1	μA
lllol	Output Leakage Current	Vout = $0V$ to Vcc		5		1	μA
Vol	Output Low Voltage	IOL = +4mA		0.4		0.4	V
Vон	Output High Voltage	IoH = -4mA	2.4		2.4	—	V

3016 tbl 07

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage $Range^{(1,2,8)}(Vcc = 5.0V \pm 10\%)$

						5X20 Only		5X25 Only		5X35 I Only		5X45 I Only	
Symbol	Parameter	Test Condition	Version		Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)		COM'L	S L	180 180	380 330	170 170	360 310	160 160	340 290	155 155	340 290	mA
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$ \frac{\overline{\text{SCE}} \text{ and } \overline{\text{CE}} \geq V \mathbb{H}^{(7)} }{\overline{\text{CMD}}} = V \mathbb{H} $ $ f = f_{\text{MAX}^{(3)}} $	COM'L	S L	25 25	70 50	25 25	70 50	20 20	70 50	16 16	70 50	mA
ISB2	Standby Current (One Port - TTL Level Inputs)	CE or SCE = V⊩ Active Port Outputs Disabled, f=fmaX ⁽³⁾	COM'L	S L	115 115	260 230	105 105	250 220	95 95	240 210	90 90	240 210	mA
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\begin{array}{l} \underline{Both} \mbox{ Ports } \overline{CE} \mbox{ and } \\ \overline{SCE} \geq Vcc \ - \ 0.2V^{(6,7)} \\ V \mbox{ V} \geq Vcc \ - \ 0.2V \mbox{ or } \\ V \mbox{ N} \leq 0.2V, \ f = 0^{(4)} \end{array}$	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\begin{array}{l} \underline{\text{One}} \ \text{Port} \ \overline{\text{CE}} \ \text{or} \\ \overline{\text{SCE}} \geq \text{Vcc} \ \text{-} \ 0.2 \text{V}^{(6)} \\ \\ \text{Outputs Disabled (Active Port)} \\ \underline{\text{Vin}} \geq \text{Vcc} \ \text{-} \ 0.2 \text{V or } \text{Vin} \leq 0.2 \text{V} \\ \\ f = f_{MAX}^{(3)} \end{array}$	COM'L	SL	110 110	240 200	100 100	230 190	90 90	220 180	85 85	220 180	mA

NOTES:

1. 'X' in part number indicates power rating (S or L).

2. Vcc = 5V, TA = +25°C; guaranteed by device characterization but not production tested.

3. At f = fMAX, address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of 1/tRC.

4. f = 0 means no address or control lines change.

5. SCE may transition, but is LOW (SCE=VIL) when clocked in by SCLK.

6. SCE may be - 0.2V, after it is clocked in, since SCLK=VIH must be clocked in prior to powerdown.

 If one port is enabled (either CE or SCE = LOW) then the other port is disabled (SCE or CE = HIGH, respectively). CMOS HIGH ≥ Vcc - 0.2V and LOW ≤ 0.2V, and TTL HIGH = VIH and LOW = VIL.

8. Industrial temperature: for other speeds, packages and powers contact your sales office.

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLc < 0.2V, VHc > Vcc - 0.2V)

Symbol	Parameter	Test Condit	Min.	Typ. ⁽¹⁾	Max.	Unit	
Vdr	Vcc for Data Retention	Vcc = 2V	√cc = 2V			_	V
ICCDR	Data Retention Current	$\overline{CE} \ge VHC$ IND.			100	4000	μA
		VIN = VHC or = VLC	COM'L.		100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{\text{SCE}}$ = V _{HC} ⁽⁴⁾ when SCLK	= 1		_	_	V
tR ⁽³⁾	Operation Recovery Time	CMD = VHC		tRC ⁽²⁾	_	_	V

3016 tbl 09a

3016 tbl 08a

NOTES :


^{1.} TA = +25°C, Vcc = 2V; guaranteed by device characterization but not production tested.

^{2.} tRC = Read Cycle Time

^{3.} This parameter is guaranteed by device characterization, but is not production tested.

^{4.} To initiate data retention, SCE = VIH must be clocked in.

Data Retention and Power Down/Up Waveform (Random and Sequential Port) $^{(1,2)}$



NOTES:

1. SCE is synchronized to the sequential clock input.

2. $\overline{CMD} \ge Vcc - 0.2V.$




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ) *Including scope and jig.

AC TEST CONDITIONS

	-
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3
	3016 tbl 10




Figure 3. Lumped Capacitance Load Typical Derating Curve

Industrial and Commercial Temperature Ranges

Truth Table I: Random Access Read and Write^(1,2)

			Inj	outs/Outp	uts			
ĒĒ	CMD	R/W	ŌĒ	LB	ŪB	I/O0-I/O7	I/O8-I/O15	Mode
L	Н	Н	L	L	L	DATAOUT	DATAOUT	Read both Bytes.
L	Н	Н	L	L	Н	DATAOUT	High-Z	Read lower Byte only.
L	Н	Н	L	Н	L	High-Z	DATAOUT	Read upper Byte only.
L	Н	L	H ⁽³⁾	L	L	DATAIN	DATAIN	Write to both Bytes.
L	Н	L	H ⁽³⁾	L	Н	DATAN	High-Z	Write to lower Byte only.
L	Н	L	H ⁽³⁾	Н	L	High-Z	DATAIN	Write to upper Byte only.
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Both Bytes deselected and powered down.
L	Н	Н	Н	Х	Х	High-Z	High-Z	Outputs disabled but not powered down.
L	Н	Х	Х	Н	Н	High-Z	High-Z	Both Bytes deselected but not powered down.
Н	L	L	H ⁽³⁾	L ⁽⁴⁾	L ⁽⁴⁾	DATAIN	DATAIN	Write I/Oo-I/O11 to the Buffer Command Register.
Η	L	Н	L	L ⁽⁴⁾	L ⁽⁴⁾	DATAOUT	DATAOUT	Read contents of the Buffer Command Register via I/Oo-I/O12.
								- 3016 tbl 11

NOTES:

1. H = VIH, L = VIL, X = Don't Care, and High-Z = High-impedance.

2. RST, SCE, CNTEN, SR/W, SLD, SSTRT1, SSTRT2, SCLK, SI/Oo-SI/O15, EOB1, EOB2, and SOE are unrelated to the random access port control and operation.

3. If OE = VIL during write, twHz must be added to the twP or tcw write pulse width to allow the bus to float prior to being driven.

4. Byte operations to control register using UB and LB separately are also allowed.

Truth Table II: Sequential Read^(1,2,3,6,8)

			Inputs	/Outputs				
SCLK	SCE	CNTEN	SR/W	EOB 1	EOB ₂	SOE	SI/O	MODE
\uparrow	L	L	Н	LOW	LAST	L	[EOB1]	Counter Advanced Sequential Read with EOB1 reached.
\uparrow	L	Н	Н	LAST	LAST	L	[EOB 1 - 1]	Non-Counter Advanced Sequential Read, without EOB1 reached
\uparrow	L	L	Н	LAST	LOW	L	[EOB2]	Counter Advanced Sequential Read with EOB2 reched.
\uparrow	L	Н	Н	LAST	LAST	L	[EOB 2 - 1]	Non-Counter Advanced Sequential Read without EOB2 reached.
\uparrow	L	L	Н	LOW	LOW	Н	High-Z	Counter Advanced Sequential Non-Read with $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ reached.

Truth Table III: Sequential Write^(1,2,3,4,5,6,7,8)

Inputs/Outputs CNTEN SR/W SCLK SCE **EOB**1 EOB₂ SOE SI/O MODE ↑ L Н L LAST LAST Н SI/ON Non-Counter Advanced Sequential Write, without EOB1 or EOB2 reached. ↑ Н L L LOW LOW SI/ON Coounter Advanced Sequential Write with EOB1 and EOB2 reached. L î Х Н Н Х LAST LAST No Write or Read due to Sequential port Deselect. No counter advance. High-Z ↑ Н L Х NEXT NEXT Х High-Z No Write or Read due to Sequential port Deselect. Counter does advance.

NOTES:

1. H = VIH, L = VIL, X = Don't Care, and HIGH-Z = High-impedance. LOW = VoL.

2. RST, SLD, SSTRT1, SSTRT2 are continuously HIGH during a sequential write access, other than pointer access operations.

3. CE, OE, RW, CMD, LB, UB, and I/O0-I/O15 are unrelated to the sequential port control and operation except for CMD which must not be used concurrently with the sequential port operation (due to the counter and register control). CMD should be HIGH (CMD = VIH) during sequential port access.

4. SOE must be HIGH (SOE=VIH) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which SRW = VIL.

5. SI/OIN refers to SI/O0-SI/O15 inputs.

6. "LAST" refers to the previous value still being output, no change.

7. Termination of a write is done on the LOW-to-HIGH transition of SCLK if SR/W or SCE is HIGH.

3016 tbl 12

3016 tbl 13

^{8.} When CLKEN=LOW, the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle after Reset, Read (and write) Cycle".

Truth Table IV: Sequential Address Pointer Operations^(1,2,3,4,5)

	Inputs/Outputs				
SCLK	SLD	SSTRT ₁	SSTRT ₂	SOE	MODE
1	Н	L	Н	Х	Start address for Buffer #1 loaded into Address Pointer.
\uparrow	Н	Н	L	Х	Start address for Buffer #2 loaded into Address Pointer.
\uparrow	L	Н	Н	H ⁽⁶⁾	Data on SI/O0-SI/O12 loaded into Address Pointer.
					3016 tbl 1

NOTES:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't Care, and High-Z = High-impedance.

2. RST is continuously HIGH. The conditions of SCE, CNTEN, and SR/W are unrelated to the sequential address pointer operations.

3. \overline{CE} , \overline{OE} , $\overline{R/W}$, \overline{LB} , \overline{UB} , and I/Oo-I/O15 are unrelated to the sequential port control and operation, except for \overline{CMD} which must not be used concurrently with the sequential port operation (due to the counter and register control). \overline{CMD} should be HIGH (\overline{CMD} = VIH) during sequential port access.

4. Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.

5. When SLD is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of CNTEN is ignored and the address is not incremented during the two cycles.

6. $\overline{\text{SOE}}$ may be LOW with $\overline{\text{SCE}}$ deselect or in the write mode using SR/W.


Address Pointer Load Control (SLD)

In $\overline{\text{SLD}}$ mode, there is an internal delay of one cycle before the address pointer changes in the cycle following $\overline{\text{SLD}}$. When $\overline{\text{SLD}}$ is LOW, data on the inputs SI/O0-SI/O12 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following $\overline{\text{SLD}}$, the address pointer changes to the address location contained in the

data-in register. SSTRT1, SSTRT2 may not be low while SLD is LOW, or during the cycle following SLD. The SSTRT1 and SSTRT2 require only one clock cycle, since these addresses are pre-loaded in the registers already.

3016 drw 09


SLD MODE⁽¹⁾



NOTE:

At SCLK edge (A), SI/Oo-SI/O12 data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A), SSTRT1 and SSTRT2 must be HIGH to ensure for proper sequential address pointer loading. At SCLK edge (B), SLD and SSTRT1,2 must be HIGH to ensure for proper sequential address pointer loading. For SSTRT1 or SSTRT2, the data to be read will be ready for edge (B), while data will not be ready at edge (B) when SLD is used, but will be ready at edge (C).

Sequential Load of Address into Pointer/Counter⁽¹⁾



NOTE:

1. "H" = VIH for the SI/O intput state.

IDT70825S/L

High-Speed 8K x 16 Sequential Access Random Access Memory

Industrial and Commercial Temperature Ranges

Reset (RST)

Setting $\overline{\text{RST}}$ LOW resets the control state of the SARAM. $\overline{\text{RST}}$ functions asynchronously of SCLK, (i.e. not registered). The default states after a reset operation are as follows:

Register	Contents
Address Pointer	0
EOB Flags	Cleared to High State
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2	4096 (4K+1)
End Address Buffer #2	8191 (8K)
Registered State	$\overline{SCE} = VH, \; SR/\overline{W} = VIL$

3016 tbl 15

3016 tbl 16

BUFFER COMMAND MODE (CMD)

Buffer Command Mode (\overline{CMD}) allows the random access port to control the state of the two buffers. Address pins Ao-A₂ and I/O pins I/ Oo-I/O1₂ are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer

Command Mode also allows reading and clearing the status of the \overline{EOB} flags. Seven different \overline{CMD} cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A12 and data I/O bits I/O13-I/O15 are not used during this operation.


Random Access Port **CMD** Mode⁽¹⁾

Case #	A2-A0	R/W	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through I/Oo-I/O12.
2	001	0 (1)	Write (read) the end address of Buffer #1 through I/Oo-I/O12.
3	010	0 (1)	Write (read) the start address of Buffer #2 through I/Oo-I/O12.
4	011	0 (1)	Write (read) the end address of Buffer #2 through I/Oo-I/O12.
5	100	0 (1)	Write (read) flow control register.
6	101	0	Write only - clear $\overline{\text{EOB}}_1$ and/or $\overline{\text{EOB}}_2$ flag.
7	101	1	Read only - flag status register.
8	110/111	(X)	(Reserved)

NOTES:

1. R/\overline{W} input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

Cases 1 through 4: Start and End of Buffer Register Description^(1,2)




NOTES:

1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state.

2. A write into the buffer occurs when R/W = VIL and a read when R/W = VIH. EOB1/SOB1 and EOB2/SOB2 are chosen through address Ao-A2 while CMD = VIL and CE = VIH.

Case 5: Buffer Flow Modes

Within the SARAM, the user can designate one of four buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and EOB flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets the corresponding EOB flag and continues from the start address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. In LINEAR mode, the address pointer ignores the end of buffer address and increments past it, but sets the EOB flag. MASK mode is the same as LINEAR mode except EOB flags are not set.



1. "H" = VOH for I/O in the output state and "Don't Cares" for I/O in the input state.

Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously
of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released
by RST, SLD, SSTRT1 and SSTRT2 operations.

Flow Control Bits

Flow Control		
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	Functional Description
00	BUFFER CHAINING	$\overline{EOB_1}$ ($\overline{EOB_2}$) is asserted (active LOW output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1) ^(1,3)
01	STOP	$\overline{\text{EOB}_1}$ ($\overline{\text{EOB}_2}$) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address ($\overline{\text{EOB}}$ address + 1), if $\overline{\text{CNTEN}}$ is LOW on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on $\overline{\text{EOB}}$. Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. ^(1,2,4)
10	LINEAR	$\overline{EOB_1}$ ($\overline{EOB_2}$) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer keeps incrementing for further operations. ⁽¹⁾
11	MASK	EOB1 (EOB2) is not asserted when the pointer reaches the end address of Buffer #1 (Buffer #2), although the flag status bits will be set. The pointer keeps incrementing for further operations.

NOTES:


1. EOB1 and EOB2 may be asserted (set) at the same time, if both end addresses have been loaded with the same value.

2. CMD flow control bits are unchanged, the count does not continue advancement.

3. If $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ are equal, then the pointer will jump to the start of Buffer #1.

4. If counter has stopped at EOBx and was released by bit 4 of the flow control register, CNTEN must be LOW on the next rising edge of SCLK otherwise the flow control will remain in the STOP mode.

Cases 6 and 7: Flag Status Register Bit Description⁽¹⁾



End of buffer flag for Buffer #2

3016 drw 12

3016 tbl 17

Cases 6: Flag Status Register Write Conditions⁽¹⁾

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag $\overline{\text{EOB}}_{1}$, ($\overline{\text{EOB}}_{2}$).
1	No change to the Buffer Flag. ⁽²⁾
	3016 tbl 18

NOTES:

1. Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone or cleared.

2. Remains as it was prior to the CMD operation, either HIGH (1) or LOW (0).

Cases 8 and 9: (Reserved)

Illegal operations. All outputs will be HIGH on the I/O bus during a READ.

Case 7: Flag Status Register Read Conditions

Flag Status Bit 0, (Bit 1)	Functional Description
0	\overline{EOB}_1 (\overline{EOB}_2) flag has not been set, the pointer has not reached the end of the buffer.
1	EOB1 (EOB2) flag has been set, the pointer has reached the end of the buffer.

3016 tbl 19

High-Speed 8K x 16 Sequential Access Random Access Memory

Random Access port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(2,4,5)

		70825X20 Com'l Only			25X25 I Only	70825X35 Com'l Only		70825X45 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
tRC	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time	_	20	_	25		35	_	45	ns
TACE	Chip Enable Access Time		20		25		35		45	ns
tBE	Byte Enable Access Time	_	20		25		35	_	55	ns
tOE	Output Enable Access Time	_	10		10		15	_	20	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tclz	Chip Select Low-Z Time ⁽¹⁾	3	_	3	_	3	_	3		ns
tBLZ	Byte Enable Low-Z Time ⁽¹⁾	3	_	3	-	3	_	3	_	ns
tolz	Output Enable Low-Z Time ⁽¹⁾	2	_	2	_	2	_	2	_	ns
tснz	Chip Select High-Z Time ⁽¹⁾	—	10		12		15		15	ns
tвнz	Byte Enable High-Z Time ⁽¹⁾	—	10		12	_	15	_	15	ns
toнz	Output Enable High-Z Time ⁽¹⁾	—	9		11		15		15	ns
tPU	Chip Select Power Up Time	0		0		0		0		ns
tPD	Chip Select Power Down Time	—	20		25		35		45	ns

3016 tbl 20a

3016 tbl 21a

Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(2,4,5)

			5X20 I Only		5X25 I Only		25X35 I Only		25X45 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE										
twc	Write Cycle Time	20	_	25	_	35	_	45	—	ns
tcw	Chip Enable to End-of-Write	15	_	20	_	25	_	30	—	ns
taw	Address Valid to End-of-Write ⁽³⁾	15	_	20	_	25	_	30	_	ns
tas	Address Set-up Time	0		0		0		0		ns
twp	Write Pulse Width ⁽³⁾	13	_	20	_	25	_	30	_	ns
tBP	Byte Enable Pulse Width ⁽³⁾	15	_	20	_	25	_	30	_	ns
twR	Write Recovery Time	0		0		0		0	—	ns
twнz	Write Enable Output in High-Z Time ⁽¹⁾	_	10	_	12	_	15		15	ns
tow	Data Set-up Time	13		15		20		25	—	ns
tDH	Data Hold Time	0		0		0		0	—	ns
tow	Output Active from End-of-Write	3		3		3		3	_	ns

NOTES:

1. Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.


2. 'X' in part number indicates power rating (S or L).

3. OE is continuously HIGH, OE = VIH. If during the RW controlled write cycle the OE is LOW, twp must be greater or equal to twHZ + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If OE is HIGH during the RW controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp. For the CE controlled write cycle, OE may be LOW with no degradation to tow timing.

4. CMD access follows standard timing listed for both read and write accesses, (CE = VIH when CMD = VIL) or (CMD = VIH when CE = VIL).

5. Industrial temperature: for specific speeds, packages and powers contact your sales office.


Waveform of Read Cycles: Random Access Port^(1,2)



NOTES:

1. R/\overline{W} is HIGH for read cycle.

2. Address valid prior to or coincident with CE transition LOW; otherwise tAA is the limiting parameter.




Waveform of Read Cycles: Buffer Command Mode


NOTE:

1. $\overline{CE} = V_{IH}$ when $\overline{CMD} = V_{IL}$.

Waveform of Write Cycle No.1 (R/\overline{W} Controlled Timing) Random Access Port^(1,6)



Waveform of Write Cycle No.2 (\overline{CE} , \overline{LB} , and/or \overline{UB} Controlled Timing) Random Access Port^(1,6,7)



NOTES:

- 1. R/W, CE, or LB and UB must be inactive during all address transitions.
- 2. A write occurs during the overlap of $R/\overline{W} = V_{IL}$, $\overline{CE} = V_{IL}$ and $\overline{LB} = V_{IL}$ and/or $\overline{UB} = V_{IL}$.
- 3. twn is measured from the earlier of CE (and LB and/or UB) or R/W going HIGH to the end of the write cycle.
- 4. During this period, I/O pins are in the output state and the input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. OE is continuously HIGH, OE = VIH. If during the R/W controlled write cycle the OE is LOW, two must be greater or equal to twHZ + tow to allow the I/O drivers to turn off and on the data to be placed on the bus for the required tow. If OE is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified two. For the CE controlled write cycle, OE may be LOW with no degregation to tow timing.
- 7. I/OouT is never enabled, therefore the output is in HIGH-Z state during the entire write cycle.
- 8. CMD access follows the standard CE access described above. If CMD = VIL, then CE must = VIH or, when CE = VIL, CMD must = VIH.

High-Speed 8K x 16 Sequential Access Random Access Memory

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(1,3)

			70825X20 Com'l Only		70825X25 Com'l Only		70825X35 Com'l Only		70825X45 Com'l Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
READ CYCLI	E									
tcyc	Sequential Clock Cycle Time	25	_	30	_	40	_	50	—	ns
tсн	Clock Pulse HIGH	10	_	12	_	15		18	—	ns
tCL	Clock Pulse LOW	10		12		15		18		ns
tes	Count Enable and Address Pointer Set-up Time	5		5		6		6		ns
tЕН	Count Enable and Address Pointer Hold Time	2	_	2	_	2	_	2	—	ns
tSOE	Output Enable to Data Valid		8	_	10		15	_	20	ns
toLz	Output Enable Low-Z Time ⁽²⁾	2		2		2		2		ns
tонz	Output Enable High-Z Time ⁽²⁾		9		11		15		15	ns
tCD	Clock to Valid Data		20	_	25		35	_	45	ns
tскнz	Clock High-Z Time ⁽²⁾		12		14		17		20	ns
tCKLZ	Clock Low-Z Time ⁽²⁾	3		3		3		3		ns
tЕВ	Clock to EOB		13		15		18		23	ns

3016 tbl 22a

3016 tbl 23a

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(1,3)

			5X20 I Only		5X25 I Only		5X35 I Only		25X45 I Only	
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Min.	Max.	Unit
WRITE CYCL	E		•	•	•	•	•			-
tcyc	Sequential Clock Cycle Time	25		30		40		50		ns
tFS	Flow Restart Time	13	_	15		20		20		ns
tws	Chip Select and Read/Write Set-up Time	5		5		6		6		ns
twн	Chip Select and Read/Write Hold Time	2	_	2		2	_	2		ns
tDS	Input Data Set-up Time	5	_	5		6	_	6	_	ns
tDH	Input Data Hold Time	2		2		2		2		ns

NOTES:

1. 'X' in part number indicates power rating (S or L).

2. Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.

3. Industrial temperature: for specific speeds, packages and powers contact your sales office.

High-Speed 8K x 16 Sequential Access Random Access Memory

Industrial and Commercial Temperature Ranges

3016 tbl 24a

Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage^(1,2)


			25X20 I Only		25X25 I Only		5X35 I Only		5X45 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
RESET CYCLE	RESET CYCLE									
tRSPW	Reset Pulse Width	13	_	15	_	20	-	20	_	ns
twers	Write Enable HIGH to Reset HIGH	10		10		10		10		ns
tRSRC	Reset HIGH to Write Enable LOW	10	_	10	_	10		10		ns
tRSFV	Reset HIGH to Flag Valid	15		20		25		25		ns

NOTE:

1. 'X' in part number indicates power rating (S or L).

2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Sequential Port: Write, Pointer Load Non-Incrementing Read




NOTES:

1. If $\overline{SLD} = VIL$, then address will be clocked in on the SCLK's rising edge.

2. If <u>CNTEN</u> = VIH for the SCLK's rising edge, the internal address counter will not advance.

3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.


Sequential Port: Write, Pointer Load, Burst Read



NOTES:

- 1. If $\overline{SLD} = V_{IL}$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incremented on cycle immediately following SLD even if CNTEN is LOW.

Read **STRT**/**EOB** Flag Timing - Sequential Port⁽¹⁾




NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")


- 1. If SSTRT1 or SSTRT2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If SR/ \overline{W} = VIL, data would be written to Do again since \overline{CNTEN} = VIH.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

Industrial and Commercial Temperature Ranges

Waveform of Write Cycles: Sequential Port




Waveform of Burst Write Cycles: Sequential Port



NOTES :

- 1. If $\overline{SLD} = VIL$, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. Pointer is not incrementing on cycle immediately following SLD even if CNTEN is LOW.
- 4. If SR/ \overline{W} = VIL, data would be written to Do again since \overline{CNTEN} = VIH.
- 5. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.

Waveform of Write Cycles: Sequential Port (STRT/EOB Flag Timing)



3016 drw 22

NOTES: (Also used in the Figure "Read STRT/EOB Flag Timing")

- 1. If <u>SSTRT</u>1 or <u>SSTRT</u>2 = VIL, then address will be clocked in on the SCLK's rising edge.
- 2. If CNTEN = VIH for the SCLK's rising edge, the internal address counter will not advance.
- 3. SOE will control the output and should be HIGH on power-up. If SCE = VIL and is clocked in while SR/W = VIH, the data addressed will be read out within that cycle. If SCE = VIL and is clocked in while SR/W = VIL, the data addressed will be written to if the last cycle was a read. SOE may be used to control the bus contention and permit a write on this cycle.
- 4. Unlike SLD case, CNTEN is not disabled on cycle immediately following SSTRT.
- 5. If SR/ \overline{W} = VIL, data would be written to Do again since \overline{CNTEN} = VIH.
- 6. SOE = VIL makes no difference at this point since the SR/W = VIL disables the output until SR/W = VIH is clocked in on the next rising clock edge.


IDT708 High-S	325S/L Speed 8K x 16 Sequential Access Random Access Memory	Industrial and Commercial Temperature Ranges
Sequ	ential Counter Enable Cycle After Res	et, Write Cycle ^(1,4,6)
SCLK		
RST		
CNTEN	(2)	
SI/OIN	D0 \ D1 \ D2	D3 D4 3016 drw 23
Sequ	iential Counter Enable Cycle After Res	et, Read Cycle ^(1,4)
SCLK		
RST		
SR/W	(3)	
CNTEN	(5)	
SI/Oout	D0 ⁽⁵⁾	D2 D3 3016 drw 24

NOTES:


- 1. 'D0' represents data input for Address=0, 'D1' represents data input for Address=1, etc.

 1. If CNTEN=ViL then 'D1' would be written into 'A1' at this point.
- If CIVIENEVIL their DT would be written into AT at this point.
 Data output is available at a tcp after the SR/W=ViH is clocked. The RST sets SR/W=LOW internally and therefore disables the output until the next clock.
 SCE=ViL throughout all cycles.
 If CIVIENEVIL then 'D1' would be clocked out (read) at this point.

- 6. SR/W=VIL.




Random Access Port Restart Timing of Sequential Port⁽¹⁾



NOTES:

- 1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
- "0" is written to Bit 4 from the random port at address [A₂ A₀] = 100, when CMD = VIL and CE = VIH. The device is in the Buffer Command Mode (see Case 5).
- 3. CLR is an internal signal only and is shown for reference only.
- 4. Sequential port must also prohibit SRW or SCE from being LOW for twers and trans periods, or SCLK must not toggle from LOW-to-HIGH until after trans.

Ordering Information



1. Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

Datasheet Document History

1/27/99:	Initiated datasheet document history
	Converted to new format
6/4/99:	Changed drawing format
11/10/99:	Replaced IDT logo
4/18/00:	Page 3 Changed "Clock" to "Inputs/Outputs" in Random pin description table
	Added "Outputs" in Sequential pin description table
	Changed ±200mV to 0mV in notes
5/23/00:	Page 4 Increased storage temperature parameter
	Clarified TA parameter
	Page 5 DC Electrical parameters-changed wording from "open" to "disabled"
01/29/09:	Page 21 Removed "IDT" from orderable part number



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.