

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# CMOS Static RAM 256K (32K x 8-Bit)

IDT71256S IDT71256L

### **Features**

- High-speed address/chip select time
  - *Military: 25/35/45/55/70/85/100ns (max.)*
  - Industrial: 25/35ns (max.)
  - Commercial: 20/25/35ns (max.) low power only
- Low-power operation
- ◆ Battery Backup operation 2V data retention
- Produced with advanced high-performance CMOS technology
- Input and output directly TTL-compatible
- Available in standard 28-pin (300 or 600 mil) ceramic DIP, 28-pin (600 mil) plastic DIP, 28-pin (300 mil) SOJ and 32-pin LCC
- Military product compliant to MIL-STD-883, Class B

## **Description**


The IDT 71256 is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using IDT's high-performance, high-reliability CMOS technology.

Address access times as fast as 20ns are available with power consumption of only 350mW (typ.). The circuit also offers a reduced power standby mode. When  $\overline{CS}$  goes HIGH, the circuit will automatically go to and remain in, a low-power standby mode as long as  $\overline{CS}$  remains HIGH. In the full standby mode, the low-power device consumes less than 15 $\mu$ W, typically. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 5 $\mu$ W when operating off a 2V battery.

The IDT71256 is packaged in a 28-pin (300 or 600 mil) ceramic DIP, a 28-pin 300 mil SOJ, a 28-pin (600 mil) plastic DIP, and a 32-pin LCC providing high board level packing densities.


The IDT71256 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## **Functional Block Diagram**




**FEBRUARY 2001** 

## **Pin Configurations**



2946 drw 02

## DIP/SOJ Top View



32-Pin LCC Top View

## Truth Table<sup>(1)</sup>

WE	<u>cs</u>	ŌĒ	I/O	Function
Х	Н	Χ	High-Z	Standby (IsB)
Х	VHC	Χ	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disabled
Н	L	L	Dout	Read Data
L	L	Χ	Din	Write Data

NOTE:

2946 tbl 02

1.  $H = V_{IH}$ ,  $L = V_{IL}$ , X = Don't care.

# **Absolute Maximum Ratings**(1)

Symbol	Rating	Com'l.	Ind.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	1.0	W
Іоит	DC Output Current	50	50	50	mA

#### NOTE:

2946 tbl 0

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any other conditions above those
indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods may affect
reliability.

# **Pin Descriptions**

Name	Description
A0 - A14	Address Inputs
I/Oo - I/O7	Data Input/Output
₹	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2946 thl 01

# Capacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Cvo	I/O Capacitance	Vout = 0V	11	pF

#### NOTE:

 This parameter is determined by device characterization, but is not production tested.

# Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2946 tbl 05

# **Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
Vн	Input High Voltage	2.2		6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

2946 tbl 06

#### NOTE

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

# DC Electrical Characteristics<sup>(1,2)</sup> (Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V)

		1	<u> </u>		- 0 / 0 ,		<u> </u>				<del>-,</del>
			71256	S/L20	71256	S/L25	71256	S/L35	35 71256S/L45		
Symbol	Parameter	Power	Com'l.	Mil.	Com'l & Ind	Mil.	Com'l. & Ind	Mil.	Com'l.	Mil.	Unit
Icc	ICC Dynamic Operating Current CS ≤ VIL, Outputs Open Vcc = Max., fмax <sup>(2)</sup>	S	_		_	150	_	140	_	135	mA
		L	135		115	130	105	120		115	
ISB	Standby Power Supply Current (TTL Level), CS ≥ VIH, Vcc = Max.,	S	_	_	_	20	_	20	_	20	mA
	Outputs Open, $f = f_{MAX}^{(2)}$	L	3	_	3	3	3	3		3	
ISB1	Full Standby Power Supply Current	S	_			20	_	20	_	20	mA
	(CMOS Level), $\overline{CS} \ge VHC$ , Vcc = Max., f = 0	L	0.4		0.4	1.5	0.4	1.5	_	1.5	

2946 tbl 07

			71256S/L55	71256S/L70	71256S/L85	71256S/L100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Unit
Icc	Dynamic Operating Current CS < VIL, Outputs Open	S	135	135	135	135	mA
	Vcc = Max., fMax <sup>(2)</sup>	L	115	115	115	115	
ISB	Standby Power Supply Current	S	20	20	20	20	mA
	(TTL Level), $\overline{CS} \ge V_{\text{IH}}$ , $V_{\text{CC}} = Max.$ , Outputs Open, $f = f_{\text{Max}}^{(2)}$	L	3	3	3	3	
ISB1	Full Standby Power Supply Current	S	20	20	20	20	mA
	(CMOS Level), $\overline{CS} \ge VHC$ , Vcc = Max., f = 0	L	1.5	1.5	1.5	1.5	

2946 tbl 08

#### NOTES

- 1. All values are maximum guaranteed values.
- 2.  $f_{MAX} = 1/t_{RC}$ , all address inputs are cycling at  $f_{MAX}$ ; f = 0 means no address pins are cycling.

## **AC Test Conditions**

GND to 3.0V
5ns
1.5V
1.5V
See Figures 1 and 2

2946 tbl 09




Figure 1. AC Test Load




Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

\*Includes scope and jig capacitances

## DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				IDT71256S			IDT71256L			
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., V <sub>IN</sub> = GND to Vcc	MIL. COM"L & IND.			10 5	1 1		5 2	μA
IILOI	Output Leakage Current	$Vcc = Max., \overline{CS} = VH,$ Vout = GND to Vcc	MIL. COM"L & IND.			10 5			5 2	μA
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.		_	_	0.4	_	_	0.4	V
		IOL = 10mA, Vcc = Min.			_	0.5		_	0.5	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.		2.4			2.4	_	_	V

2946 tbl 10

# Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLC = 0.2V, VHC = VCC - 0.2V)


					Typ. <sup>(1)</sup> Vcc @		M Vcc		
Symbol	Parameter	Test Condition		Min.	2.0V	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention		_	2.0	_	_	_	_	V
ICODR	Data Retention Current		MIL. COM'L. & IND.	_	_	_	500 120	800 200	μΑ
tCDR	Chip Deselect to Data Retention Time	<u>СS &gt;</u> Vно		0	_	_	_	_	ns
t <sub>R</sub> (3)	Operation Recovery Time			trc(2)	_	_	_	_	ns

#### NOTES:

- 1.  $TA = +25^{\circ}C$ .
- 2. trc = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization, but is not production tested.

2946 tbl 11

## **Low Vcc Data Retention Waveform**



AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

		71256	6L20 <sup>(1)</sup>	71256S25 71256L25		71256S35 71256L35		71256S45 <sup>(3)</sup> 71256L45 <sup>(3)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle									
trc	Read Cycle Time	20	_	25	_	35	_	45		ns
taa	Address Access Time	_	20	_	25	_	35		45	ns
tacs	Chip Select Access Time	_	20	_	25	_	35		45	ns
to_z(2)	Chip Select to Output in Low-Z	5	_	5	_	5	_	5		ns
tcHZ <sup>(2)</sup>	Chip Deselect to Output in High-Z	_	10	_	11	_	15		20	ns
toE	Output Enable to Output Valid	_	10	_	11	_	15		20	ns
toLz(2)	Output Enable to Output in Low-Z	2	_	2	_	2	_	0		ns
tonz <sup>(2)</sup>	Output Disable to Output in High-Z	2	8	2	10	2	15		20	ns
tон	Output Hold from Address Change	5	_	5	_	5	_	5		ns
Write Cy	rcle							-		
twc	Write Cycle Time	20	_	25		35	_	45		ns
tcw	Chip Select to End-of-Write	15	_	20		30	_	40		ns
taw	Address Valid to End-of-Write	15	_	20		30		40		ns
tas	Address Set-up Time	0	_	0	_	0		0		ns
twp	Write Pulse Width	15	_	20		30	_	35	_	ns
twr	Write Recovery Time	0	_	0		0	_	0	_	ns
tow	Data to Write Time Overlap	11	_	13	_	15	_	20		ns
twhz <sup>(2)</sup>	Write Enable to Output in High-Z		10		11	_	15		20	ns
tон	Data Hold from Write Time	0	_	0	_	0	_	0		ns
tow <sup>(2)</sup>	Output Active from End-of-Write	5		5	_	5		5		ns

### NOTES:

2946 tbl 12

- 1.  $0^{\circ}$  to +70°C temperature range only.
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. -55°C to +125°C temperature range only.

# **AC Electrical Characteristics** (Vcc = 5.0V ± 10%, Military Temperature Ranges)


		71256S55 <sup>(1)</sup> 71256L55 <sup>(1)</sup>		71256S70 <sup>(1)</sup> 71256L70 <sup>(1)</sup>		71256S85 <sup>(1)</sup> 71256L85 <sup>(1)</sup>		71256S100 <sup>(1)</sup> 71256L100 <sup>(1)</sup>		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
trc	Read Cycle Time		_	70	_	85	_	100	_	ns
taa	Address Access Time	_	55		70		85		100	ns
tacs	Chip Select Access Time	_	55		70		85		100	ns
toLZ <sup>(2)</sup>	Chip Select to Output in Low-Z	5	_	5	_	5	_	5	_	ns
tcHZ <sup>(2)</sup>	Chip Deselect to Output in High-Z	_	25	_	30	_	35	_	40	ns
toe	Output Enable to Output Valid	_	25	_	30	_	35	_	40	ns
tolz(2)	Output Enable to Output in Low-Z	0	_	0	_	0		0	_	ns
tonz <sup>(2)</sup>	Output Disable to Output in High-Z	0	25	0	30	_	35	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_	ns
Write Cy	rcle									
twc	Write Cycle Time	55	_	70	_	85	_	100	_	ns
tcw	Chip Select to End-of-Write	50	_	60		70		80	_	ns
taw	Address Valid to End-of-Write	50	_	60	_	70		80	_	ns
tas	Address Set-up Time		_	0	_	0	_	0	_	ns
twp	Write Pulse Width		_	45	_	50	_	55	_	ns
twn	Write Recovery Time		_	0	_	0	_	0		ns
tow	Data to Write Time Overlap		_	30	_	35		40	_	ns
twhz <sup>(2)</sup>	Write Enable to Output in High-Z		25	_	30	_	35	_	40	ns
tDH	Data Hold from Write Time (WE)			0	_	0	_	0	_	ns
tow <sup>(2)</sup>	Output Active from End-of-Write	5	_	5	_	5	_	5	_	ns

#### NOTES:


2946 tbl 13

 <sup>-55°</sup> to +125°C temperature range only.
 This parameter is guaranteed by device characterization, but is not production tested.


# Timing Waveform of Read Cycle No. 1<sup>(1)</sup>



# Timing Waveform of Read Cycle No. 2<sup>(1,2,4)</sup>




# Timing Waveform of Read Cycle No. 2<sup>(1,3,4)</sup>




### NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected,  $\overline{\text{CS}}$  is LOW.
- 3. Address valid prior to or coincident with  $\overline{\text{CS}}$  transition LOW.
- 4.  $\overline{\sf OE}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

# Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1,2,4,6)




# Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1,2,4)




#### NOTES:

- 1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$  and a LOW  $\overline{\text{WE}}.$
- 2. twn is measured from the earlier of  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going HIGH to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.
- 6. If  $\overline{OE}$  is LOW during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of twp or (twHz +tbw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tbw. If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse width can be as short as the specified twp. For a CS controlled write cycle,  $\overline{OE}$  may be LOW with no degradation to tcw.

# **Ordering Information — Commercial & Industrial**



## **Ordering Information — Military**



# **Datasheet Document History**

11/4/99		Updated to new format
	Pp. 1-5, 9	Added Industrial Temperature Range offerings
	Pg. 1	Removed 30, 120, and 150ns military and 45ns commercial speed grade offerings.
	Pg. 2	Removed P28-2 package from DIP/SOJ Top View
	Pg. 3	Removed 30ns and 45ns (Commercial only) speed grade offerings from DC Electrical table
		Revised notes and footnotes
	Pg. 5	Removed 30ns speed grade offering from AC Electrical table
		Revised notes and footnotes
	Pg. 6	Expressed Military Temperature range on AC Electrical table
		Revised notes and footnotes
	Pg. 8	Removed Note 1 and renumbered notes and footnotes
	Pg. 9	Revised Ordering Information and presented by temperature range offering
	Pg. 10	Added Datasheet Document History
08/09/00		Not recommended for new designs
02/01/01		Remove "Not recommended for new designs"



**CORPORATE HEADQUARTERS** 

6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: ipchelp@idt.com 800-345-7015