

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









128K x 36, 256K x 18 3.3V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Pipelined Outputs

IDT71V2556 IDT71V2558

Features

- 128K x 36, 256K x 18 memory configurations
- Supports high performance system speed 200 MHz (3.2 ns Clock-to-Data Access)
- ◆ ZBT[™] Feature No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- 3.3V power supply (±5%)
- 2.5V I/O Supply (VDDQ)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT $^{\text{TM}}$, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V2556/58 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{\text{CEN}}$) pin allows operation of the IDT71V2556/58 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{\text{CEN}}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

The IDT71V2556/58 has an on-chip burst counter. In the burst mode, the IDT71V2556/58 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V2556/58 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

<u> </u>	<u>.</u>		
A0-A17	Address Inputs	Input	Synchronous
CE1, CE2, CE2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
ĪBO	Linear / Interleaved Burst Order	Input	Static
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

4875 tbl 0

OCTOBER 2000

ZBT and ZeroBus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.

©2000 Integrated Device Technology, Inc

Pin Definitions⁽¹⁾


Symbol	Pin Function	1/0	Active	Description
A0-A17	Address Inputs	_	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	$\begin{array}{c} ADV/\overline{LD} \text{ is a synchronous input that is used to load the internal registers with new address} \\ \text{and control when it is sampled low at the rising edge of clock with the chip selected. When } \\ ADV/\overline{LD} \text{ is low with the chip deselected, any burst in progress is terminated. When } \\ ADV/\overline{LD} \text{ is sampled high then the internal burst counter is advanced for any burst that was in } \\ \text{progress. The external addresses are ignored when } \\ ADV/\overline{LD} \text{ is sampled high.} \\ \end{array}$
R/W	Read / Write	Ι	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	-	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When R/\overline{W} and ADV/\overline{LD} are sampled low) the appropriate byte write signal $(\overline{BW}_1-\overline{BW}_4)$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW}_1-\overline{BW}_4$ can all be tied low if always doing write to the entire 36-bit word.
CE₁, CE₂	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE} 1 and \overline{CE} 2 are used with CE2 to enable the IDT71V2556/58. (\overline{CE} 1 or \overline{CE} 2 sampled high or CE2 sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT [™] has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE2 has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	I	N/A	This is the clock input to the IDT71V2556/58. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	VO	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V2556/58. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	2.5V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:


4875 tbl 02

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	2.375	2.5	2.625	٧
Vss	Supply Voltage	0	0	0	٧
VIH	Input High Voltage - Inputs	1.7	_	VDD +0.3	٧
VIH	Input High Voltage - I/O	1.7	_	VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.7	٧

••

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. ViH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.


Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ	
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%	
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%	

NOTES:

4875 tbl 05

Pin Configuration — 128K x 36




TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is ≥ VIH.
- 2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- DNU = Do not use; Pins 38, 39, 42, and 43 are reserved for respective JTAG pins: TMS, TDI, TDO, and TCK on future revisions. Within this current version, these pins are not connected.
- Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ ViL. On future revisions Pin 64 will be used for ZZ (sleep mode).

^{1.} Ta is the "instant on" case temperature.

Pin Configuration — 256K x 18



Top View TQFP

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- DNU = Do not use; Pins 38, 39, 42, and 43 are reserved for respective JTAG pins: TMS, TDI, TDO, and TCK on future revisions. Within this current version, these pins are not connected.
- Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ V_{IL}. On future revisions Pin 64 will be used for ZZ (sleep mode).

100 TQFP Capacitance⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

165 fBGA Capacitance⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 3dV$	TBD	pF
Cvo	I/O Capacitance	Vout = 3dV	TBD	pF

NOTE: 4875 to 1 07b

1. This parameter is guaranteed by device characterization, but not production tested.

Absolute Maximum Ratings(1)

ADSUIU	te maxilliulli r	latings.	
Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
T _A ⁽⁷⁾	Commerical Operating Temperature	-0 to +70	°C
IA ^{(·} /	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Тѕтс	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
lout	DC Output Current	50	mA

NOTES:

4875 tbl 06

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

119 **BGA Capacitance**⁽¹⁾ (TA = +25° C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

4875 tbl 07a

Pin Configuration — 128K x 36, 119 BGA

	1	2	3	4	5	6	7
Α	VDDQ	O A6	O A4	O NC(2)	O A8	O A16	VDDQ
В	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	O CE2 O	O A3	ADV/LD	O A9	O CE2	O _{NC}
С	NC NC		A ²	ADV/LD O VDD O	O A12	O A15	O NC
D	I/O16	I/OP3	VSS	0 <u>%</u> 0	VSS	A15 O I/OP2 O	O I/O15
Е	I/O17 O	I/O18	A3 O 2 O VSS O VSS O VSS		O VSS O VSS VSS	I/O13	I/O14
F	V DDQ	I/O19	vss	<u>e</u>	vss	O I/O12 O	O VDDQ
G	O I/O20	I/O21	BW3	NC(2) NC(2) R/W O VDD	BW ₂	I/O11	I/O10 O
н	O 1/O22	1/023	BW3 O VSS O	R/₩	BW ² O Vss	1/09	I/O8 O
J	O VDDQ	VDD	VDD(1) O VSS	VDD	VDD(1)	VDD	VDDQ
ĸ	I/O24	1/026	vss O	CLK	VDD(1) O VSS O	1/06	0 1/07
L	O I/O25	1/027	BW4	CLK O NC O	BW ₁	I/O6 O I/O4 O I/O3	I/O5 O
М	VDDQ O	O /O23 O /O26 O /O27 O /O28 O /O30 O /O24 O /O24 O /O24 O	BW4 O VSS O VSS	CEN	BW1 O VSS O VSS	1/O3	VDDQ O
N	I/O29 O	1/030	vss	CEN O A1 O	vss	1/02	1/01
Р	I/O31	I/OP4	Vss O	A0 O VDD	VSS	1/00	I/OP1
R	NC NC NC	A ⁵ O NC	LBO C	VDD O	VDD(1)	A13	NC
т	NC	NC OC	A10	A11	A14 O	NC	O NC ⁽⁴⁾
υ	O VDDQ	DNU(3)	O DNU ⁽³⁾	O DNU ⁽³⁾	DNU(3)	DNU ⁽³⁾	VDDQ

Top View

4875 drw 13a

Pin Configuration — 256K x 18, 119 BGA

	1	2	3 O	4	5 O	6	7
A	VDDQ	O A6	O A ⁴	O NC(2)	O A8 O	O A16	VDDQ
В	O _{NC} O	CE2	A3 O	ADV/LD	A9 O	O CE2 O	O NC
С	NC	A7	A2 O	VDD O	A13	A17	0 0 0 0
D	1/08	NC C	vss O	NC O	VSS	A17 O I/O7	NC O I/O6
E		1/O9 O	A3 O 2 O VSS O VSS O VSS	CE ₁	VSS O	NC O	I/O6 O VDDQ
F	VDDQ O	NC O	Vss O	ŌE O	VSS	I/Os O	O 1
G	NC O	I/O10 O	BW ₂	OE O NC(2) O	Vss O	NC O I/O5 O NC O I/O3	I/O4 O
Н	I/O11 O VDDQ O NC	46 OE2 OZO OZO OZO OZO OZO OZO OZO OZO OZO OZ	BW2 O VSS O VDD(1)	R/W O VDD	A13 O VSS O VSS O VSS O VSS O VSS O VSS O VSS	I/O3 O	NC O
J	VDDQ	VDD	O	VDD	VDD(1)	VDD	VDDQ O
K	NC C	I/O12	VSS	CLK O	VSS O	NC O I/O1	1/02
L	I/O13 O	NC O	VSS	NC O	BW ₁	I/O1 O	NC O
M	VDDQ Q	I/O14 O	VSS O	CEN	VSS O	NC	VDDQ O
N	I/O15	NC O	VSS VSS VSS	A1	BW1 VSS O VSS VSS	I/00 O	NC O I/OP1
Р	NC O	I/OP2	0	A ₀	0	NC O	\circ
R	000000 00000	A5 O	LBO O	A0 VDD O	VDD(1)	A12 O	NC O NC ⁽⁴⁾
Т	NC O	A10 O	A15	NC O	A14 O	A11	NC ⁽⁴⁾
U	VDDQ	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	DNU ⁽³⁾	O DNU ⁽³⁾	O VDDQ
			_				4875 drw 13b

NOTES:

Top View

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. G4 and A4 are reserved for future 8M and 16M respectively.
- 3. DNU = Do not use; Pins U2, U3, U4, U5, and U6 are reserved for respective JTAG Pins: TMS, TDI, TCK, TDO and TRST on future revisions. Within this current version, these pins are not connected.
- 4. On future revisions, T7 will be used for ZZ (sleep mode).

Pin Configuration — 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	CE1	BW ₃	BW ₂	CE2	CEN	ADV/LD	NC ⁽²⁾	A 8	NC
В	NC	A6	CE2	BW4	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Е	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁴⁾
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O ₅	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	Vss	DNU ⁽³⁾	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	I/OP1
Р	NC	NC ⁽²⁾	A 5	A 2	DNU ⁽³⁾	A 1	DNU ⁽³⁾	A10	A13	A 14	NC
R	LBO	NC ⁽²⁾	A4	Аз	DNU ⁽³⁾	A 0	DNU ⁽³⁾	A11	A12	A15	A16

4875 tbl 25

Pin Configuration — 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	<u>C</u> Ε1	BW2	NC	CE2	CEN	ADV/LD	NC ⁽²⁾	A8	A10
В	NC	A6	CE2	NC	BW₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O7
Е	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	l/O4
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁴⁾
J	I/O12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC
М	I/O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	Vss	DNU ⁽³⁾	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	NC
Р	NC	NC ⁽²⁾	A 5	A 2	DNU ⁽³⁾	A1	DNU ⁽³⁾	A11	A14	A15	NC
R	LBO	NC ⁽²⁾	A4	Аз	DNU ⁽³⁾	A0	DNU ⁽³⁾	A12	A13	A16	A17

4875 tbl 25a

- 1. H1, H2, and N7 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. A9, B9, B11, A1, R2 and P2 are reserved for future 9M, 18M, 36M, 72M, 144M, and 288M respectively respectively.
- 3. DNU = Do not use; Pins P5, P7, R5, R7 and N5 are reserved for respective JTAG pins: TDI, TDO, TMS, TCK and TRST on future revisions. Within this current version, these pins are not connected.
- 4. On future revisions, H11 will be used for ZZ (sleep mode).

Synchronous Truth Table⁽¹⁾

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	BWx	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	X	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Х	External	X	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) ⁽²⁾	D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Χ	Х	X	DESELECT or STOP ⁽³⁾	HiZ
L	Х	Х	Н	Х	X	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Х	X	X	SUSPEND ⁽⁴⁾	Previous Value

4875 tbl 08

NOTES:

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. When ADV/\overline{\text{ID}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $\overline{CE}_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes⁽¹⁾

OPERATION	R/W	BW₁	BW ₂	BW ₃ (3)	BW ₄ (3)
READ	Н	Х	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/O _{P2}) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3)(2.3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4)(2.3)	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

4875 tbl 09

- 1. L = VIL, H = VIH, X = Don't Care.
- $2. \ \,$ Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Sequ	Sequence 1		ence 2	Seque	ence 3	Sequence 4	
	A1	A0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE

4875 tbl 10


Linear Burst Sequence Table (LBO=Vss)

	Sequ	ence 1	Sequ	ence 2	Seque	ence 3	Sequence 4	
	A1	Α0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

4875 tbl 11

Functional Timing Diagram⁽¹⁾



NOTES:

1. This assumes \overline{CEN} , \overline{CE}_1 , CE_2 , \overline{CE}_2 are all true.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

Device Operation - Showint Mixed Load, Burst, Deselect and NOOP Cycles⁽²⁾

Cycle	Address	R/W	ADV/LD	ŒE ⁽¹⁾	CEN	BWx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Х	Х	Х	Load read
n+1	Х	Х	Η	Х	L	Х	Х	Х	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q ₀	Load read
n+3	Х	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Х	Х	Η	Х	L	Х	L	Q1	NOOP
n+5	A 2	Н	L	L	L	Х	Х	Z	Load read
n+6	Х	Х	Н	Х	L	Х	Х	Z	Burst read
n+7	Х	Х	L	Н	L	Χ	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Χ	L	L	Χ	Z	Burst write
n+10	A 4	L	L	L	L	L	Χ	D3	Load write
n+11	Х	Х	L	Н	L	Χ	Χ	D3+1	Deselect or STOP
n+12	Х	Х	Н	Χ	L	Χ	Χ	D4	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Х	Х	Z	Load read
n+15	A 7	L	L	L	L	L	Х	D5	Load write
n+16	Х	Χ	Н	Χ	L	L	L	Q6	Burst write
n+17	A 8	Н	L	L	L	Х	Χ	D7	Load read
n+18	Х	Χ	Н	Χ	L	Χ	Χ	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

4875 tbl 12

1. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	Н	L	L	L	Х	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Χ	Х	Χ	Х	Х	L	Q ₀	Contents of Address Ao Read Out

OTEC: 4875 tbl 13

1. H = High; L = Low; X = Don't Care; Z = High Impedance.

2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Read Operation(1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup
n+1	Х	Χ	Н	Χ	L	Χ	Χ	Х	Clock Setup Valid, Advance Counter
n+2	Х	Χ	Н	Х	L	Х	L	Q٥	Address Ao Read Out, Inc. Count
n+3	Х	Χ	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+4	Х	Χ	Н	Χ	L	Χ	L	Q0+2	Address A0+2 Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Х	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+6	Х	Χ	Н	Х	L	Х	L	Q٥	Address Ao Read Out, Inc. Count
n+7	X	Х	Н	Х	L	Х	L	Q1	Address A ₁ Read Out, Inc. Count
n+8	A 2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

4875 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance..
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Write Operation⁽¹⁾

Cycle	Address	R/W	ADV/LD	<u>C</u> E ⁽²⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
n+2	Х	Χ	Х	Χ	L	Χ	Х	D ₀	Write to Address Ao

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Write Operation(1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	B₩x	ŌĒ	I/O	Comments
n	A 0	L	L	L	L	L	Χ	Х	Address and Control meet setup
n+1	Х	Х	Н	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count
n+2	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+3	Х	Х	Н	Χ	L	L	Χ	D0+1	Address A0+1 Write, Inc. Count
n+4	Х	Х	Н	Χ	L	L	Χ	D0+2	Address A0+2 Write, Inc. Count
n+5	A1	L	L	L	L	L	Х	D0+3	Address A ₀₊₃ Write, Load A ₁
n+6	Х	Х	Н	Х	L	L	Х	Do	Address Ao Write, Inc. Count
n+7	Х	Х	Н	Х	L	L	Х	D1	Address A ₁ Write, Inc. Count
n+8	A 2	L	L	L	L	L	Χ	D1+1	Address A ₁₊₁ Write, Load A ₂

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Clock Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	≅Wx	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Χ	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A 1	Н	L	L	L	Х	Х	Х	Clock Valid
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q0	Clock Ignored. Data Qo is on the bus.
n+4	Х	Х	Х	Х	Н	Х	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+5	A 2	Н	L	L	L	Х	L	Q0	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Χ	L	Q1	Address A1 Read out (bus trans.)
n+7	A 4	Н	L	L	L	Х	L	Q2	Address A ₂ Read out (bus trans.)

NOTES:

4875 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Write Operation with Clock Enable Used(1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	L	L	L	L	L	Х	Х	Address and Control meet setup.
n+1	Х	Χ	Х	Χ	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Х	Х	Clock Valid.
n+3	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A 2	L	L	L	L	L	Х	Do	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A4	L	L	L	L	L	Х	D2	Write Data D2

NOTES:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Chip Enable Used(1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Х	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A 0	Н	L	L	L	Х	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	Н	L	L	L	Χ	L	Q ₀	Address Ao Read out. Load A1.
n+5	Х	Χ	L	Н	L	Χ	Χ	Z	Deselected or STOP.
n+6	Х	Χ	L	Н	L	Χ	L	Q1	Address A ₁ Read out. Deselected.
n+7	A 2	Н	L	L	L	Х	Х	Z	Address and control meet setup.
n+8	Х	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Х	L	Q2	Address A2 Read out. Deselected.

NOTES:

4875 tbl 19

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A ₀	L	L	L	L	L	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	L	L	L	L	L	Х	Do	Address Do Write in. Load A1.
n+5	X	Х	L	Н	L	Χ	Х	Z	Deselected or STOP.
n+6	X	Х	L	Н	L	Х	Х	D1	Address D1 Write in. Deselected.
n+7	A 2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	X	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Х	Χ	D2	Address D ₂ Write in. Deselected.

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V±5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
u	Input Leakage Current	VDD = Max., VIN = 0V to VDD	_	5	μΑ
L	LBO Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD	_	30	μA
IILOI	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected		5	μA
Vol	Output Low Voltage	lol = +6mA, VDD = Min.		0.4	٧
Voh	Output High Voltage	Iон = -6mA, Vod = Min.	2.0	_	V

NOTE:

1. The LBO pin will be internally pulled to VDD if it is not actively driven in the application.

4875 tbl 21

DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽¹⁾ (VDD = 3.3V±5%)

			200MHz	166MHz		133MHz		100MHz		I lesia
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/\overline{LD} = X$, $V_{DD} = Max$., $V_{IN} \ge V_{IH}$ or $\le V_{IL}$, $f = f_{Max}^{(2)}$	400	350	360	300	310	250	260	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max.$, $V_{IN} \ge V_{HD}$ or $\le V_{LD}$, $f = 0^{(2,3)}$	40	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max.$, $V_{IN} \ge V_{HD}$ or $< V_{LD}$, $f = f_{MAX}^{(2.3)}$	130	120	130	110	120	100	110	mA
ISB3	Idle Power Supply Current	$\label{eq:decomposition} \begin{split} & \frac{\text{Device Selected, Outputs Open,}}{\overline{\text{CEN}}} \geq \text{ViH, VDD} = \text{Max.,} \\ & \text{Vin} \geq \text{VHD or} \leq \text{VLD, } f = \text{fmax}^{(2,3)} \end{split}$	40	40	45	40	45	40	45	mA

NOTES:

1. All values are maximum guaranteed values.

2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions (Vppc = 2.5V)

(VDDQ - 2.5V)	
Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(VDDQ/2)
Output Timing Reference Levels	(VDDQ/2)
AC Test Load	See Figure 1

4875 tbl 23

AC Electrical Characteristics


(VDD = 3.3V±5%, Commercial and Industrial Temperature Ranges)

		200MHz		166MHz		133MHz		100MHz		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
				1	1		1	1	ı	1
tcyc	Clock Cycle Time	5		6	_	7.5	_	10	_	ns
tF ⁽¹⁾	Clock Frequence	_	200	_	166	_	133	_	100	MHz
tCH ⁽²⁾	Clock High Pulse Width	1.8	_	1.8	_	2.2	_	3.2	_	ns
tcL ⁽²⁾	Clock Low Pulse Width	1.8	_	1.8	_	2.2	_	3.2	_	ns
Output Para	meters									
tCD	Clock High to Valid Data		3.2	_	3.5	_	4.2	_	5	ns
todo	Clock High to Data Change	1	_	1	_	1	_	1	_	ns
tOLZ(3,4,5)	Clock High to Output Active	1	_	1	_	1	_	1	_	ns
tcHz ^(3,4,5)	Clock High to Data High-Z	1	3	1	3	1	3	1	3	ns
toe	Output Enable Access Time	_	3.2	_	3.5	_	4.2	_	5	ns
toLz ^(3,4)	Output Enable Low to Data Active	0	_	0	_	0	_	0	_	ns
tOHZ ^(3,4)	Output Enable High to Data High-Z		3.5	_	3.5	_	4.2		5	ns
Set Up Time	es							I.	1	
tsE	Clock Enable Setup Time	1.5	_	1.5	_	1.7	_	2.0	_	ns
tsa	Address Setup Time	1.5	_	1.5	_	1.7	_	2.0	_	ns
tsD	Data In Setup Time	1.5	_	1.5	_	1.7	_	2.0	_	ns
tsw	Read/Write (R/W) Setup Time	1.5	_	1.5	_	1.7	_	2.0	_	ns
tsadv	Advance/Load (ADV/ $\overline{\text{LD}}$) Setup Time	1.5		1.5		1.7	_	2.0		ns
tsc	Chip Enable/Select Setup Time	1.5		1.5	_	1.7	_	2.0	_	ns
tsB	Byte Write Enable (BWx) Setup Time	1.5	_	1.5		1.7	_	2.0		ns
Hold Times										
tHE	Clock Enable Hold Time	0.5		0.5	_	0.5	_	0.5	_	ns
tHA	Address Hold Time	0.5		0.5	_	0.5	_	0.5	_	ns
tHD	Data In Hold Time	0.5		0.5		0.5	_	0.5	_	ns
tHW	Read/Write (R/W) Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
t HADV	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns
tHC	Chip Enable/Select Hold Time	0.5		0.5		0.5	_	0.5	_	ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	_	0.5	_	0.5	_	0.5	_	ns


NOTES:

- 1. $t_F = 1/t_{CYC}$.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that tcHz (device turn-off) is about 1ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read Cycle^(1,2,3,4)




- 1. Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.




- 1. D (A₁) represents the first input to the external address A₁. D (A₂) represents the first input to the external address A₂; D (A₂₊₁) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. RW is don't care when the SRAM is bursting (ADV/\overline{LD} sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.






- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
- 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.





- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when RW signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

100 Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline





119 Ball Grid Array (BGA) Package Diagram Outline






165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline






Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



*Available for commercial temperature range only.

4875 drw 12

4875 drw 11