

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









128K x 36, 256K x 18 3.3V Synchronous ZBT SRAMs 3.3V I/O, Burst Counter Pipelined Outputs IDT71V3556S/XS IDT71V3558S/XS IDT71V3556SA/XSA IDT71V3558SA/XSA

Features

- 128K x 36, 256K x 18 memory configurations
- Supports high performance system speed 200 MHz (3.2 ns Clock-to-Data Access)
- ZBT[™] Feature No dead cycles between write and read cycles
- ◆ Internally synchronized output buffer enable eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- Positive clock-edge triggered address, data, and control signal registers for fully pipelined applications
- 4-word burst capability (interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- ◆ 3.3V power supply (±5%), 3.3V I/O Supply (VDDQ)
- Optional- Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

Description

The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAMS. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus, they have been given the name ZBT™, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock cycle, and two cycles later the associated data cycle occurs, be it read or write.

The IDT71V3556/58 contain data I/O, address and control signal registers. Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable ($\overline{\text{CEN}}$) pin allows operation of the IDT71V3556/58 to be suspended as long as necessary. All synchronous inputs are ignored when ($\overline{\text{CEN}}$) is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three are not asserted when ADV/ \overline{LD} is low, no new memory operation can be initiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state two cycles after chip is deselected or a write is initiated.

Pin Description Summary

A0-A17	Address Inputs	Input	Synchronous
$\overline{C}\overline{E}$ 1, CE2, $\overline{C}\overline{E}$ 2	Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_1 , \overline{BW}_2 , \overline{BW}_3 , \overline{BW}_4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/LD	Advance burst address / Load new address	Input	Synchronous
ĪBO	Linear / Interleaved Burst Order	Input	Static
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
TCK	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
ZZ	Sleep Mode	Input	Synchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	Static
Vss	Ground	Supply	Static

5281 tbl 01

FEBRUARY 2009

©2006 Integrated Device Technology, Inc. DSC-5281/09

Description continued

The IDT71V3556/58 has an on-chip burst counter. In the burst mode, the IDT71V3556/58 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new

external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).


The IDT71V3556/58 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Definition(1)


Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD low, CEN low, and true chip enables.
ADV/LD	Advance / Load	I	N/A	ADV/ $\overline{\mathbb{D}}$ is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When $ADV/\overline{\mathbb{D}}$ is low with the chip deselected, any burst in progress is terminated. When $ADV/\overline{\mathbb{D}}$ is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when $ADV/\overline{\mathbb{D}}$ is sampled high.
R/W	Read / Write	ı	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place two clock cycles later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 9-bit byte has its own active low byte write enable. On load write cycles (When P/W and ADV/\overline{LD} are sampled low) the appropriate byte write signal $(\overline{BW_1}-\overline{BW_4})$ must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when P/\overline{W} is sampled high. The appropriate byte(s) of data are written into the device two cycles later. $\overline{BW_1}-\overline{BW_4}$ can all be tied low if always doing write to the entire 36-bit word.
ŪĒ1, ŪĒ2	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE2 to enable the IDT71V3556/58. (\overline{CE}_1 or \overline{CE}_2 sampled high or CE2 sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. The ZBT ^M has a two cycle deselect, i.e., the data bus will tri-state two clock cycles after deselect is initiated.
CE ₂	Chip Enable	I	HIGH	Synchronous active high chip enable. CE2 is used with \overline{CE}_1 and \overline{CE}_2 to enable the chip. CE2 has inverted polarity but otherwise identical to \overline{CE}_1 and \overline{CE}_2 .
CLK	Clock	ı	N/A	This is the clock input to the IDT71V3556/58. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0-I/O31 I/OP1-I/OP4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	ı	LOW	Burst order selection input. When $\overline{\text{LBO}}$ is high the Interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is low the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and it must not change during device operation.
ŌĒ	Output Enable	ı	LOW	Asynchronous output enable. \overline{OE} must be low to read data from the 71V3556/58. When \overline{OE} is high the I/O pins are in a high-impedance state. \overline{OE} does not need to be actively controlled for read and write cycles. In normal operation, \overline{OE} can be tied low.
TMS	Test Mode Select	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Data Output	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
ZZ	Sleep Mode	I	HIGH	Synchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3556/3558 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pulldown.
VDD	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.

NOTE:

Functional Block Diagram



Functional Block Diagram



Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.135	3.3	3.465	٧
VDDQ	I/O Supply Voltage	3.135	3.3	3.465	٧
Vss	Supply Voltage	0	0	0	٧
VIH	Input High Voltage - Inputs	2.0		VDD +0.3	٧
VIH	Input High Voltage - I/O	2.0		VDDQ +0.3 ⁽²⁾	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

52


- 1. V_{IL} (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. VIH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES: 5281 tbl 05

Pin Configuration - 128K x 36




100 TQFP

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- Pin 64 does not have to be connected directly to Vss as long as the input voltage is ≤ V_{IL}; on the latest die revision this pin supports ZZ (sleep mode).

^{1.} Ta is the "instant on" case temperature.

Pin Configuration - 256K x 18



Top View 100 TQFP

NOTES:

- 1. Pins 14, 16 and 66 do not have to be connected directly to VDD as long as the input voltage is \geq VIH.
- 2. Pins 83 and 84 are reserved for future 8M and 16M respectively.
- 3. Pin 64 does not have to be connected directly to Vss as long as the input voltage is \leq VIL; on the latest die revision this pin supports ZZ (sleep mode).

Absolute Maximum Ratings (1)

_		· · · · · · · · · · · · · · · · · · ·		
	Symbol	Rating	Commercial & Industrial Values	Unit
٧	TERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
٧	TERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD}	٧
٧	TERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to V _{DD} +0.5	٧
٧	TERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	٧
Т	A ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	ŷ
)		Industrial Operating Temperature	-40 to +85	°C
T	BIAS	Temperature Under Bias	-55 to +125	ů
T	STG	Storage Temperature	-55 to +125	ů
Р	T	Power Dissipation	2.0	W
lo	DUT	DC Output Current	50	mA

NOTES:

- 5281 tbl 06
- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supply has reached its nominal operating value. Power sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. Ta is the "instant on" case temperature.

100 Pin TQFP Capacitance(1)

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5281 tbl 07

119 BGA Capacitance(1)

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5281 tbl 07a

165 fBGA Capacitance⁽¹⁾

 $(TA = +25^{\circ} C, f = 1.0MHz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	TBD	pF
Cvo	I/O Capacitance	Vout = 3dV	TBD	pF

NOTE:

5281 tbl 07b


1. This parameter is guaranteed by device characterization, but not production tested.

Pin Configuration - 128K x 36, 119 BGA

_	1	2	3	4	5	6	7
Α	O VDDQ	O A6	O A4 O	O NC(2)	O A8	O A16	O VDDQ
в	O NC	O CE ²	A 3	O ADV/LD	O A9	O CE2	O NC
С	O NC	O A ⁷	O A ²	O VDD	O A12	O A ¹⁵	O NC
D	O I/O16	O I/OP3	Vss Vss	NC O	A12 O VSS O VSS O VSS	O I/OP2	O I/O15
E	O I/O17 O	O I/O18 O	vss	<u>CE</u> 1	vss	I/OP2 O I/O13 O	O I/O14 O
F	VDDQ	1/019	VSS O BW3	<u>@</u>	vss	I/O12	VDDQ
G	I/O20 O I/O22 O VDDQ	I/O19 O I/O21 O I/O23	BW₃	NC(2)	BW ₂	I/O12 O I/O11 O I/O9 O VDD	I/O10 O I/O8
н	I/O22 O	I/O23	Vss O	R/W O VDD	BW ² O Vss	I/O9	1/08
J	VDDQ O	VDD O	VDD(1)	VDD Q	VDD(1)	VDD Q	VDDQ
κ	I/O24 O	I/O26 O	VSS O	CLK O	VDD(1) O VSS	I/O6 O	I/O7
L	I/O25 O	I/O27 O	BW ₄ O Vss	CLK ONC O	BW1 O VSS O VSS	I/O6 O I/O4 O I/O3 O I/O2	I/O5 O VDDQ
М	VDDQ	I/O28 O	VSS O VSS	CEN O A1	Vss O	I/O3 O	VDDQ O
N	I/O29 O	1/O28 1/O30 O	VSS O VSS	A1 O	Vss O	I/O2 O	O I/O1 O I/O0
Р	I/O31 O	/ОР4 О	0	A0 O	O	I/OP1	0
R	NC O NC	A5 O	LBO O	VDD	VDD(1)	A13 O	NC O(5)
т	0	NC O	A ₁₀ O NC/TDI ⁽³⁾	A11 O NC/TCK ⁽³⁾	A14 O	NC O	NC/ZZ ⁽⁵⁾
υL	VDDQ	NC/TMS ⁽³⁾	NC/TDI(3)	NC/TCK(3)	NC/TDO ⁽³⁾	NC/TRST(3,4)	VDDQ

Top View

Pin Configuration - 256K x 18, 119 BGA



Top View

- 1. J3, J5, and R5 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. G4 and A4 are reserved for future 8M and 16M respectively.
- 3. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version.
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 5. Pin T7 does not have to be connected directly to Vss as long as the input voltage is ≤ VIL; on the latest die revision this pin supports ZZ (sleep mode).

Pin Configuration - 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	CE1	BW ₃	BW2	CE2	CEN	ADV/LD	NC ⁽²⁾	A8	NC
В	NC	A6	CE2	BW4	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	I/O14
Ε	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁵⁾
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/Oo
N	I/OP4	NC	VDDQ	Vss	NC/TRST ^(3,4)	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	l/OP1
Р	NC	NC ⁽²⁾	A 5	A2	NC/TDI ⁽³⁾	A1	NC/TDO(3)	A10	A13	A14	NC
R	LBO	NC ⁽²⁾	A4	Аз	NC/TMS ⁽³⁾	A 0	NC/TCK ⁽³⁾	A11	A12	A15	A16

5281 tbl 25

Pin Configuration - 256K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC ⁽²⁾	A 7	<u>C</u> E₁	BW ₂	NC	CE2	CEN	ADV/LD	NC ⁽²⁾	A8	A10
В	NC	A6	CE2	NC	BW ₁	CLK	R/W	ŌĒ	NC ⁽²⁾	A 9	NC ⁽²⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	l/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O7
Е	NC	I/O9	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4
Н	VDD ⁽¹⁾	VDD ⁽¹⁾	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	NC/ZZ ⁽⁵⁾
J	I/O12	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC
М	I/O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	Vss	NC/TRST(3,4)	NC	VDD ⁽¹⁾	Vss	VDDQ	NC	NC
Р	NC	NC ⁽²⁾	A 5	A 2	NC/TDI ⁽³⁾	A 1	NC/TDO(3)	A11	A14	A15	NC
R	<u>LBO</u>	NC ⁽²⁾	A4	Аз	NC/TMS(3)	A0	NC/TCK(3)	A12	A13	A16	A17

NOTES:

5281 tbl 25a

- 1. H1, H2, and N7 do not have to be directly connected to VDD as long as the input voltage is \geq VIH.
- 2. A9, B9, B11, A1, R2 and P2 are reserved for future 9M, 18M, 36M, 72M, 144M and 288M respectively.
- 3. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version.
- 4. TRST is offered as an optional JTAG reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.
- 5. Pin H11 does not have to be connected directly to Vss as long as the input voltage is ≤ VIL; on the latest die revision this pin supports ZZ (sleep mode).

Synchronous Truth Table (1)

CEN	R/W	Chip ⁽⁵⁾ Enable	ADV/LD	B₩x	ADDRESS USED	PREVIOUS CYCLE	CURRENT CYCLE	I/O (2 cycles later)
L	L	Select	L	Valid	External	Х	LOAD WRITE	D ⁽⁷⁾
L	Н	Select	L	Χ	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	LOAD WRITE / BURST WRITE	BURST WRITE (Advance burst counter) ⁽²⁾	D ₍₇₎
L	Х	Х	Н	Х	Internal	LOAD READ / BURST READ	BURST READ (Advance burst counter) ⁽²⁾	Q ⁽⁷⁾
L	Х	Deselect	L	Х	Χ	Х	DESELECT or STOP(3)	HiZ
L	Х	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Х	Х	Х	Χ	Х	Х	SUSPEND ⁽⁴⁾	Previous Value

NOTES: 5281 tbl 08

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. When ADV/\(\overline{LD}\) signal is sampled high, the internal burst counter is incremented. The R/\(\overline{W}\) signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\(\overline{W}\) signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{CE}_1 = L$, $\overline{CE}_2 = L$, $\overline{CE}_2 = H$ on these chip enables. Chip is deselected if any one of the chip enables is false.
- 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
- 7. Q Data read from the device, D data written to the device.

Partial Truth Table for Writes (1)

OPERATION	R/W	BW₁	BW ₂	BW ₃ (3)	BW ₄ (3)
READ	H	X	Х	Х	Х
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O[0:7], I/OP1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (I/O[8:15], I/OP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O[16:23], I/OP3)(2,3)	L	Н	Н	L	Н
WRITE BYTE 4 (I/O[24:31], I/OP4)(2,3)	L	Η	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

5281 tbl 09

- 1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.
- 3. N/A for X18 configuration.

Interleaved Burst Sequence Table (LBO=VDD)

	Sequ	ence 1	Sequ	ence 2	Sequ	ence 3	Sequence 4	
	A1	Α0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

5281 tbl 10


Linear Burst Sequence Table (LBO=Vss)

	Sequ	ence 1	Sequ	ence 2	Seque	ence 3	Sequence 4	
	A1	Α0	A1	A0	A1	Α0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

5281 tbl 11

Functional Timing Diagram (1)



NOTES:

5201 di

- 1. This assumes \overline{CEN} , \overline{CE}_1 , \overline{CE}_2 , \overline{CE}_2 are all true.
- 2. All Address, Control and Data_in are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

5281 tbl 13

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles $^{(2)}$

Cycle	Address	R/W	ADV/LD	<u>C</u> E ⁽¹⁾	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Х	Х	Load read
n+1	Х	Х	Н	Х	L	Х	Х	Х	Burst read
n+2	A 1	Н	L	L	L	Х	L	Q ₀	Load read
n+3	X	Х	L	Н	L	Х	L	Q0+1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	L	Q1	NOOP
n+5	A 2	Н	L	L	L	Х	Х	Z	Load read
n+6	X	Х	Н	Х	L	Х	Х	Z	Burst read
n+7	Х	Х	L	Н	L	Χ	L	Q2	Deselect or STOP
n+8	Аз	L	L	L	L	L	L	Q2+1	Load write
n+9	Х	Х	Н	Х	L	L	Χ	Z	Burst write
n+10	A 4	L	L	L	L	L	Х	D 3	Load write
n+11	Х	Х	L	Н	L	Χ	Χ	D3+1	Deselect or STOP
n+12	X	Х	Н	Х	L	Х	Х	D4	NOOP
n+13	A 5	L	L	L	L	L	Х	Z	Load write
n+14	A 6	Н	L	L	L	Х	Х	Z	Load read
n+15	A 7	L	L	L	L	L	Х	D 5	Load write
n+16	Х	Х	Н	Х	L	L	L	Q6	Burst write
n+17	A 8	Н	L	L	L	Х	Х	D7	Load read
n+18	Х	Χ	Н	Х	L	Х	Х	D7+1	Burst read
n+19	A 9	L	L	L	L	L	L	Q8	Load write

5281 tbl 12

- 1. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.
- 2. H = High; L = Low; X = Don't Care; Z = High Impedance.

Read Operation (1)

	Cycle	Address	R/W	ADV/LD	<u>C</u> E ⁽²⁾	CEN	₩x	ŌĒ	1/0	Comments
<u> </u>	Oyolo	Addicas	1444	ADV/LD	CE.,	V		<u> </u>	",0	Comments
	n	A 0	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
	n+1	Х	Х	Х	Х	L	Х	Х	Х	Clock Setup Valid
	n+2	Х	Χ	Х	Χ	Χ	Χ	L	Q ₀	Contents of Address Ao Read Out

NOTES:

H = High; L = Low; X = Don't Care; Z = High Impedance.
 \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and CE_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or CE_2 = L.

Burst Read Operation (1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O	Comments
n	Ao	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Н	Х	L	Х	Х	Х	Clock Setup Valid, Advance Counter
n+2	Х	Х	Ι	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+3	Х	Х	Ι	Х	L	Х	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count
n+4	Х	Χ	Н	Χ	L	Χ	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count
n+5	A 1	Н	L	L	L	Χ	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁
n+6	Х	Х	Н	Х	L	Х	L	Q ₀	Address Ao Read Out, Inc. Count
n+7	Х	Х	Н	Х	L	Х	L	Q1	Address A ₁ Read Out, Inc. Count
n+8	A 2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂

NOTES:

5281 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance..
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Write Operation (1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O	Comments
n	A 0	L	L	L	L	L	Х	Х	Address and Control meet setup
n+1	Х	Χ	Х	Х	L	Х	Χ	Х	Clock Setup Valid
n+2	Х	Χ	Х	Χ	L	Χ	Χ	D ₀	Write to Address Ao

NOTES

5281 tbl 15

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Burst Write Operation (1)

Daist	ouist write operation												
Cycle	Address	R/W	ADV/LD	<u>CE</u> (2)	CEN	B₩x	ŌĒ	I/O	Comments				
n	Ao	L	L	L	L	L	Χ	Х	Address and Control meet setup				
n+1	X	Х	Ι	Х	L	L	Х	Х	Clock Setup Valid, Inc. Count				
n+2	X	Χ	Η	Χ	L	L	Χ	D ₀	Address Ao Write, Inc. Count				
n+3	X	Х	Ι	Х	L	L	Х	D0+1	Address A ₀₊₁ Write, Inc. Count				
n+4	X	Х	Ι	Х	L	L	Х	D ₀₊₂	Address A ₀₊₂ Write, Inc. Count				
n+5	A1	L	L	L	L	L	Х	D0+3	Address A ₀₊₃ Write, Load A ₁				
n+6	X	Х	Ι	Х	L	L	Х	D ₀	Address Ao Write, Inc. Count				
n+7	X	Х	Η	Х	L	L	Х	D1	Address A1 Write, Inc. Count				
n+8	A 2	L	L	L	L	L	Х	D1+1	Address A ₁₊₁ Write, Load A ₂				

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE}_3 = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

Read Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	<u>C</u> E ⁽²⁾	CEN	₩x	ŌĒ	I/O	Comments
n	A ₀	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored
n+2	A 1	Η	L	L	L	Χ	Χ	Χ	Clock Valid
n+3	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+4	Х	Χ	Х	Χ	Н	Χ	L	Q ₀	Clock Ignored. Data Qo is on the bus.
n+5	A 2	Η	L	L	L	Χ	L	Q ₀	Address Ao Read out (bus trans.)
n+6	Аз	Н	L	L	L	Χ	L	Q1	Address A ₁ Read out (bus trans.)
n+7	A 4	Н	L	L	L	Х	L	Q2	Address A ₂ Read out (bus trans.)

NOTES:

5281 tbl 17

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $CE_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $CE_2 = L$.

Write Operation with Clock Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	B₩x	ŌĒ	I/O	Comments
n	A ₀	L	L	L	L	L	Х	Х	Address and Control meet setup.
n+1	Х	Х	Х	Х	Н	Х	Х	Х	Clock n+1 Ignored.
n+2	A 1	L	L	L	L	L	Χ	Х	Clock Valid.
n+3	Х	Х	Х	Х	Η	Х	Х	Х	Clock Ignored.
n+4	Х	Х	Х	Х	Н	Х	Х	Х	Clock Ignored.
n+5	A 2	L	L	L	L	L	Х	D ₀	Write Data Do
n+6	Аз	L	L	L	L	L	Х	D1	Write Data D1
n+7	A 4	L	L	L	L	L	Х	D2	Write Data D2

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. \overline{CE} = L is defined as \overline{CE}_1 = L, \overline{CE}_2 = L and \overline{CE}_2 = H. \overline{CE} = H is defined as \overline{CE}_1 = H, \overline{CE}_2 = H or \overline{CE}_2 = L.

Read Operation with CHIP Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A 0	Η	L	L	L	Х	Х	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	Н	L	L	L	Х	L	Q ₀	Address Ao Read out. Load A1.
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	L	Q1	Address A ₁ Read out. Deselected.
n+7	A 2	Н	L	L	L	Χ	Χ	Z	Address and control meet setup.
n+8	Х	Χ	L	Н	L	Х	Х	Z	Deselected or STOP.
n+9	Х	Χ	L	Н	L	Χ	L	Q2	Address A ₂ Read out. Deselected.

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = L$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.
- 3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.

Write Operation with Chip Enable Used (1)

Cycle	Address	R/W	ADV/LD	CE(2)	CEN	BWx	ŌĒ	I/O ⁽³⁾	Comments
n	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+1	Х	Х	L	Н	L	Х	Х	?	Deselected.
n+2	A ₀	L	L	L	L	L	Χ	Z	Address and Control meet setup
n+3	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+4	A 1	L	L	L	L	L	Х	D ₀	Address Do Write in. Load A1.
n+5	Х	Х	L	Н	L	Х	Х	Z	Deselected or STOP.
n+6	Х	Х	L	Н	L	Х	Х	D1	Address D ₁ Write in. Deselected.
n+7	A 2	L	L	L	L	L	Х	Z	Address and control meet setup.
n+8	Х	Х	L	Н	L	Х	Χ	Z	Deselected or STOP.
n+9	Х	Х	L	Н	L	Χ	Χ	D2	Address D ₂ Write in. Deselected.

5281 tbl 20

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.
- 2. $\overline{CE} = L$ is defined as $\overline{CE}_1 = L$, $\overline{CE}_2 = L$ and $\overline{CE}_2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}_1 = H$, $\overline{CE}_2 = H$ or $\overline{CE}_2 = L$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IIul	Input Leakage Current	VDD = Max., VIN = 0V to VDD		5	μA
IILI	LBO, JTAG and ZZ Input Leakage Current ⁽¹⁾	VDD = Max., VIN = 0V to VDD		30	μA
IILOI	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected		5	μA
Vol	Output Low Voltage	loL = +8mA, VDD = Min.	_	0.4	٧
Vон	Output High Voltage	Iон = -8mA, Vdd = Min.	2.4	_	V

NOTE:

5281 tbl 21

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (1) (VDD = 3.3V +/-5%)

			200MHz	166MHz		IHz 133MHz		100MHz		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, ADV/LD = X, VDD = Max., VIN \geq VIH or \leq VIL, f = fMAX ⁽²⁾	400	350	360	300	310	250	255	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $ \begin{array}{l} \text{Device Deselected, Outputs Open,} \\ \text{VDD} = \text{Max., VIN} \geq \text{VHD or} \leq \text{VLD, f} \\ = 0^{(2,3)} \end{array} $	40	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $VDD = Max.$, $VIN \ge VHD$ or $< VLD$, $f = fMax^{(2.3)}$	130	120	130	110	120	100	110	mA
ISB3	ldle Power Supply Current	Device Selected, Outputs Open, CEN \geq VIH, VDD = Max., VIN \geq VHD or \leq VLD, f = fMAX $^{(2,3)}$	40	40	45	40	45	40	45	mA

All values are maximum guaranteed values.

5281 tbl 22

- 2. At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.
- 3. For I/Os VHD = VDDQ 0.2V, VLD = 0.2V. For other inputs VHD = VDD 0.2V, VLD = 0.2V.




Figure 2. Lumped Capacitive Load, Typical Derating

AC Test Conditions

(VDDQ = 3.3V)

(1554 - 0.01)	
Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

^{1.} The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to VDD and ZZ will be internally pulled if they are not actively driven in the application.

AC Electrical Characteristics

(VDD = 3.3V + /-5%, Commercial and Industrial Temperature Ranges)

	200MHz ⁽⁶⁾ 166MH		MHz	MHz 133MHz			100MHz			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	т —	1	I	1	ı		1	1		T
tcyc	Clock Cycle Time	5		6		7.5		10		ns
tF ⁽¹⁾	Clock Frequence	_	200	_	166	_	133	_	100	MHz
tcH ⁽²⁾	Clock High Pulse Width	1.8		1.8		2.2		3.2	_	ns
tcL ⁽²⁾	Clock Low Pulse Width	1.8		1.8		2.2		3.2		ns
Output Para	ameters									
tcp	Clock High to Valid Data	_	3.2	_	3.5		4.2	_	5	ns
tcoc	Clock High to Data Change	1		1		1	_	1	_	ns
toLz ^(3,4,5)	Clock High to Output Active	1	_	1	_	1	_	1	_	ns
tchz ^(3,4,5)	Clock High to Data High-Z	1	3	1	3	1	3	1	3.3	ns
toe	Output Enable Access Time	_	3.2	_	3.5	_	4.2	_	5	ns
toLz ^(3,4)	Output Enable Low to Data Active	0	_	0	_	0	_	0	_	ns
toHz ^(3,4)	Output Enable High to Data High-Z	_	3.5	_	3.5	_	4.2	_	5	ns
Set Up Tim	es	1								
tse	Clock Enable Setup Time	1.5		1.5		1.7		2.0		ns
tsa	Address Setup Time	1.5	_	1.5	_	1.7	_	2.0	_	ns
tsp	Data In Setup Time	1.5		1.5	_	1.7		2.0	_	ns
tsw	Read/Write (R/W) Setup Time	1.5		1.5	_	1.7		2.0		ns
tsadv	Advance/Load (ADV/LD) Setup Time	1.5		1.5		1.7	_	2.0	_	ns
tsc	Chip Enable/Select Setup Time	1.5		1.5		1.7		2.0	_	ns
tsB	Byte Write Enable (BWx) Setup Time	1.5		1.5	_	1.7	_	2.0		ns
Hold Times)									
the	Clock Enable Hold Time	0.5		0.5	_	0.5		0.5	_	ns
tha	Address Hold Time	0.5		0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5	_	0.5		0.5		ns
tHW	Read/Write (R/W) Hold Time	0.5		0.5		0.5		0.5		ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5		0.5		0.5	_	0.5		ns
thc	Chip Enable/Select Hold Time	0.5		0.5		0.5		0.5		ns
tнв	Byte Write Enable (BWx) Hold Time	0.5		0.5	_	0.5	_	0.5		ns

NOTES:

- 1. $t_F = 1/t_{CYC}$.
- 2. Measured as HIGH above 0.6VDDQ and LOW below 0.4VDDQ.
- 3. Transition is measured ±200mV from steady-state.
- 4. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 5. To avoid bus contention, the output buffers are designed such that toHz (device turn-off) is about 1ns faster than toLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because toLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than toHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).
- 6. Commercial temperature range only.

NOTES:

DATAOUT

1. Q (A1) represents the first output from the external address A1. Q (A2) represents the first output from the external address A2; Q (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

tcdc

Q(A2+2)

Q(A2+2)

Burst Pipeline Read

(Burst Wraps around

to initial state)

Q(A₂)

5281 drw 06

Q(A2+3)

- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.

Pipeline

Read

 $\langle Q(A_1) \rangle$


Pipeline

Read

4. RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.


tcyc CLK CEN ADV/LD R/\overline{W} **ADDRESS** $\overline{CE}_1, \overline{CE}_2^{(2)}$ BW₁ - BW₄ ŌĒ (CEN high, eliminates tCDC current L-H clock edge) tCLZ tcp → tcp → Q(A₂) Q(A₂₊₁)

Timing Waveform of Write Cycles (1,2,3,4,5)




- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. R/W is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the R/W signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of Combined Read and Write Cycles (1,2,3)




- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.



- 1. Q (A₁) represents the first output from the external address A₁. D (A₂) represents the input data to the SRAM corresponding to address A₂. 2. \underline{CE}_2 timing transitions are identical but inverted to the \overline{CE}_1 and \overline{CE}_2 signals. For example, when \overline{CE}_1 are LOW on this waveform, CE₂ is HIGH.
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

Timing Waveform of **CS** Operation (1,2,3,4)



NOTES:

CLK

CEN

ADV/LD

tSADV


- 1. Q (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3.
- 2. CE2 timing transitions are identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals. For example, when $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ are LOW on this waveform, CE2 is HIGH.

tcyc

tch

- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in two cycles before the actual data is presented to the SRAM.

JTAG Interface Specification (SA Version only)



NOTES:

- 1. Device inputs = All device inputs except TDI, TMS and \overline{TRST} .
- 2. Device outputs = All device outputs except TDO.
- 3. During power up, $\overline{\text{TRST}}$ could be driven low or not be used since the JTAG circuit resets automatically. $\overline{\text{TRST}}$ is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	_	ns
tлсн	JTAG Clock HIGH	40	_	ns
tucL	JTAG Clock Low	40	_	ns
tur	tur JTAG Clock Rise Time		5 ⁽¹⁾	ns
tuF	tuf JTAG Clock Fall Time		5 ⁽¹⁾	ns
turst	JTAG Reset	50		ns
tursr	JTAG Reset Recovery	50	_	ns
tuco	JTAG Data Output	_	20	ns
tudo	JTAG Data Output Hold	0	_	ns
tus	JTAG Setup	25	_	ns
tıн JTAG Hold		25	_	ns

I5281 tbl 01

Scan Register Sizes

Register Name	Bit Size		
Instruction (IR)	4		
Bypass (BYR)	1		
JTAG Identification (JIDR)	32		
Boundary Scan (BSR)	Note (1)		

15281 tbl 03

NOTE:

 The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

- 1. Guaranteed by design.
- 2. AC Test Load (Fig. 1) on external output signals.
- 3. Refer to AC Test Conditions stated earlier in this document.
- 4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description			
Revision Number (31:28)	0x2	Reserved for version number.			
IDT Device ID (27:12)	0x208, 0x20A	Defines IDT part number 71V3556SA and 71V3558SA, respectively.			
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.			
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.			

15281 tbl 02


Available JTAG Instructions


Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Same as share	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15281 tbl 04

- 1. Device outputs = All device outputs except TDO.
- 2. Device inputs = All device inputs except TDI, TMS, and $\overline{\text{TRST}}$.

100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline





119 Ball Grid Array (BGA) Package Diagram Outline

