imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





128K X 36, 256K X 18 3.3V Synchronous SRAMs 3.3V I/O, Flow-Through Outputs Burst Counter, Single Cycle Deselect IDT71V3577S IDT71V3579S IDT71V3577SA IDT71V3579SA

Features

- 128K x 36, 256K x 18 memory configurations
- Supports fast access times: Commercial:

 7.5ns up to 117MHz clock frequency Commercial and Industrial:

- 8.0ns up to 100MHz clock frequency
- 8.5ns up to 87MHz clock frequency
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array

Description

The IDT71V3577/79 are high-speed SRAMs organized as 128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V3577/79 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected (\overline{ADV} =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the \overline{LBO} input pin.

The IDT71V3577/79 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Descript	ion Summary		
A0-A17	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS0, CS1	Chip Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
\overline{BW}_{1} , \overline{BW}_{2} , \overline{BW}_{3} , $\overline{BW}_{4}^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ĀDV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
ТСК	Test Clock	Input	N/A
TDO	Test Data Output	Output	Synchronous
TRST	JTAG Reset (Optional)	Input	Asynchronous
Z	Sleep Mode	Input	Asynchronous
VO0-I/O31, VOP1-I/OP4	Data Input / Output	Ι/O	Synchronous
Vdd, Vddq	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

Pin Description Summary

1. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V3579.

FEBRUARY 2009

NOTE:

5280 tbl 02


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK and $\overline{\text{ADSC}}$ Low or $\overline{\text{ADSP}}$ Low and $\overline{\text{CE}}$ Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ĀDV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW_1}$ - $\overline{BW_4}$. If \overline{BWE} is LOW at the rising edge of CLK then \overline{BWx} inputs are passed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. \overline{BW}_1 controls I/Oo-7, I/OP1, \overline{BW}_2 controls I/Oe-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CSo and \overline{CS}_1 to enable the IDT71V3577/79. \overline{CE} also gates \overline{ADSP} .
CLK	Clock	Ι	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with \overline{CE} and \overline{CS} I to enable the chip.
\overline{CS}_1	Chip Select 1	I	LOW	Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CSo to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
<u>LBO</u>	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the inter-leaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
TMS	Test ModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
TCK	Test Clock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test DataOutput	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
TRST	JTAG Reset (Optional)	I	LOW	Optional Asynchronous JTAG reset. Can be used to reset the TAP controller, but not required. JTAG reset occurs automatically at power up and also resets using TMS and TCK per IEEE 1149.1. If not used TRST can be left floating. This pin has an internal pullup. Only available in BGA package.
Z	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V3577/79 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial Values	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
$VTERM^{(3,6)}$	Terminal Voltage with Respect to GND	-0.5 to VDD	V
$VTERM^{(4,6)}$	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
$VTERM^{(5,6)}$	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	٥c
	Industrial Operating Temperature	-40 to +85	۰C
TBIAS	Temperature Under Bias	-55 to +125	٥c
Tstg	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

100 Pin TQFP Capacitance

 $(T_A = +25^{\circ} C_1 f = 1.0 mhz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vıℕ = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5280 tbl 07

165 fBGA Capacitance (TA = +25° C, f = 1.0mhz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vıℕ = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
NOTE			5	280 tbl 07b

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%

NOTES:

1. TA is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	۷
Vddq	I/O Supply Voltage	3.135	3.3	3.465	۷
Vss	Supply Voltage	0	0	0	۷
Viн	Input High Voltage - Inputs	2.0	_	VDD +0.3	۷
Vін	Input High Voltage - I/O	2.0		VDDQ +0.3 ⁽¹⁾	۷
VIL	Input Low Voltage	-0.3 ⁽²⁾		0.8	۷
NOTEO				54	000 Hol 00

NOTES:

5280 tbl 03

5280 tbl 06

5280 tbl 04

1. VIH (max) = VDDQ + 1.0V for pulse width less than tcyc/2, once per cycle.


2. VIL (min) = -1.0V for pulse width less than $t_{CYC/2}$, once per cycle.

119 BGA Capacitance $(T_A = +25^{\circ} C, f = 1.0 mhz)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vıℕ = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

5280 tbl 07a

Pin Configuration – 128K x 36




100 TQFP Top View

NOTES:

- 1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.


Pin Configuration – 256K x 18



NOTES:

- 1. Pin 14 does not have to be directly connected to Vss as long as the input voltage is < VIL.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 128K x 36, 119 BGA



Top View

Pin Configuration – 256K x 18, 119 BGA

_	1	2	3	4	5	6	7
A	O VDDQ	O A6	O A4	ADSP	O A8	O A16	O VDDQ
в	O NC		O A3	ADSC	O A9		O NC O
с	O NC	O A7	0 A2 0		O A13	A17	
D	0 I/O8 O	O NC		NC	O VSS	A17 O I/O7	NC
E	NC	O I/O9		O CE O	O VSS O	O NC O	O I/O6 O
F	O VDDQ	O NC	VSS	O O O O	VSS	O 1/O ⁵ O	VDDQ
G	O NC	O I/O10	O BW2	O ADV O	O VSS	O NC O	O I/O4 O
н	O I/O11	O NC	BW2 O VSS	O GW O		O 1/O3 O	O NC O
J	O VDDQ	O VDD	NC				VDDQ
к	O NC	O I/Q12	O Vss	CLK	Vss	O NC	0 I/O2 O
L	O I/O13	O NC			O BW1	°000000000000000000000000000000000000	O NC
м	O VDDQ	O I/O14	O VSS		BW1 VSS O VSS O	O NC	O VDDQ
N	O I/O15	O NC	O VSS	O A1 O	O Vss	O I/O0	O NC
Р		O I/OP2		O A0 O	O Vss	O NC	O I/OP1
R	O NC	O A5				NC O A ¹² O	
т		O A10	0 A15	NC	A14	A11	O ZZ ⁽³⁾
U	O VDDQ	O NC/TMS ⁽²⁾	O NC/TDI ⁽²⁾	O NC/TCK ⁽²⁾	O NC/TDO ⁽²⁾	O NC/TRST ^(2,4)	O VDDQ
-						5	280 drw 02d

NOTES:

Top View

- 1. R5 does not have to be directly connected to Vss as long as the input voltage is \leq VIL.
- 2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.
- 3. T7 can be left unconnected and the device will always remain in active mode.
- 4. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

Pin Configuration – 128K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
А	NC ⁽⁴⁾	A7	CE1	BW 3	BW2	\overline{CS}_1	BWE	ADSC	ĀDV	A8	NC
В	NC	A6	CS0	BW4	B ₩1	CLK	GW	OE	ADSP	A9	NC ⁽⁴⁾
С	I/OP3	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP2
D	I/O17	I/O 16	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O15	VO14
Е	I/O19	I/O18	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O13	VO12
F	I/O21	I/O20	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O11	VO10
G	I/O23	VO22	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O9	I/O8
Н	VSS ⁽¹⁾	NC	NC	VDD	Vss	Vss	Vss	VDD	NC	NC	ZZ ⁽³⁾
J	I/O25	I/O24	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O7	I/O6
К	I/O27	I/O26	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/Oз	I/O2
М	I/O31	I/O30	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	I/Oo
Ν	I/OP4	NC	VDDQ	Vss	NC/TRST ^(2,5)	NC ⁽⁴⁾	NC	Vss	VDDQ	NC	VOP1
Ρ	NC	NC ⁽⁴⁾	A 5	A2	NC/TDI ⁽²⁾	A1	NC/TDO ⁽²⁾	A10	A13	A14	NC ⁽⁴⁾
R	LBO	NC ⁽⁴⁾	A4	Аз	NC/TMS ⁽²⁾	Ao	NC/TCK ⁽²⁾	A11	A12	A15	A16

5280 tbl 17

Pin Configuration – 256K x 18, 165 fBGA

	-				•						
	1	2	3	4	5	6	7	8	9	10	11
А	NC ⁽⁴⁾	A7	CE1	BW2	NC	<u>CS</u> 1	BWE	ADSC	ĀDV	A8	A10
В	NC	A6	CS0	NC	BW1	CLK	GW	ŌĒ	ADSP	A9	NC ⁽⁴⁾
С	NC	NC	VDDQ	Vss	Vss	Vss	Vss	Vss	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	NC	I/O7
Е	NC	I∕O9	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	Vdd	Vss	Vss	Vss	Vdd	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	NC	I/O4
Н	VSS ⁽¹⁾	NC	NC	Vdd	Vss	Vss	Vss	VDD	NC	NC	ZZ ⁽³⁾
J	I/O12	NC	VDDQ	Vdd	Vss	Vss	Vss	VDD	VDDQ	I/O3	NC
К	I/O13	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/O1	NC
М	I/O15	NC	VDDQ	VDD	Vss	Vss	Vss	VDD	VDDQ	I/Oo	NC
Ν	I/OP2	NC	VDDQ	Vss	NC/TRST ^(2,5)	NC ⁽⁴⁾	NC	Vss	VDDQ	NC	NC
Ρ	NC	NC ⁽⁴⁾	A5	A2	NC/TDI ⁽²⁾	A1	NC/TDO ⁽²⁾	A11	A14	A15	NC ⁽⁴⁾
R	LBO	NC ⁽⁴⁾	A4	Аз	NC/TMS ⁽²⁾	Ao	NC/TCK ⁽²⁾	A12	A13	A16	A17
.			-				-		-	•	5280 tbl 17a

NOTES:

1. H1 does not have to be directly Vss as long as input voltage is \leq VL

2. These pins are NC for the "S" version or the JTAG signal listed for the "SA" version. Note: If NC, these pins can either be tied to Vss, VDD or left floating.

3. H11 can be left unconnected and the device will always remain in active mode.

4. Pins P11, N6, B11, A1, R2 and P2 are reserved for 9M, 18M, 36M, 72M, 144M and 288M respectively.

5. TRST is offered as an optional JTAG Reset if required in the application. If not needed, can be left floating and will internally be pulled to VDD.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V$ to V_{DD}	_	5	μA
lluí	$Z\!Z$, \overline{LBO} and JTAG Input Leakage $Current^{(1)}$	$V_{DD} = Max., V_{IN} = 0V$ to V_{DD}	_	30	μA
lliol	Output Leakage Current	Vout = 0V to VDDa, Device Deselected	_	5	μA
Vol	Output Low Voltage	IOL = +8mA, $VDD = Min$.	_	0.4	V
Vон	Output High Voltage	IOH = -8mA, $VDD = Min$.	2.4		V
					5280 tbl 08

NOTE:

1. The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to Vod and the ZZ in will be internally pulled to Vss if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (1)

			7.5ns	8ns		8.5ns		
Symbol	Parameter	Test Conditions	Com'l Only	Com'l	Ind	Com'l	Ind	Unit
ldd	Operating Power Supply Current	$\begin{array}{llllllllllllllllllllllllllllllllllll$	255	200	210	180	190	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDQ = Max., VIN \geq VHD or \leq VLD, f = 0 ^(2,3)	30	30	35	30	35	mA
ISB2	Clock Running Power Supply Current	$\begin{array}{l} \mbox{Device Deselected, Outputs Open, Vdd} = Max., \\ \mbox{Vdd} = Max., \ \mbox{Vin} \geq \mbox{VHD or} \leq \mbox{VLD}, \ \mbox{f} = \mbox{fmax}^{(2,3)} \end{array}$	90	85	95	80	90	mA
lzz	Full Sleep Mode Supply Current	$ZZ \ge VHD$, $VDD = Max$.	30	30	35	30	35	mA
NOTES:							52	80 tbl09

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.

AC Test Conditions $(V_{DDQ} = 3.3V)$

(
Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1
	5280 tbl 10




Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table ^(1,3)

Operation	Address Used	ĈĒ	CS0	<u>C</u> S₁	ADSP	ADSC	ADV	GW	BWE	BWx	OE ⁽²⁾	CLK	I/O
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	Ŷ	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	Ŷ	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	Ŷ	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х	Ŷ	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	Ŷ	HI-Z
Read Cycle, Begin Burst	External	L	н	L	L	Х	Х	Х	Х	Х	L	Ŷ	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	Ŷ	HI-Z
Read Cycle, Begin Burst	External	L	н	L	Н	L	Х	н	Н	Х	L	Ŷ	Dout
Read Cycle, Begin Burst	External	Г	н	L	Н	L	Х	н	L	Н	L	Ŷ	Dout
Read Cycle, Begin Burst	External	Г	н	L	Н	L	Х	н	L	Н	Н	Ŷ	HI-Z
Write Cycle, Begin Burst	External	Ц	н	L	Н	L	Х	н	L	L	Х	Ŷ	DĭN
Write Cycle, Begin Burst	External	Ц	н	L	Н	L	Х	Ц	Х	Х	Х	Ŷ	DiN
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	\uparrow	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	н	Н	Х	Н	Ŷ	HI-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	Ŷ	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	Ŷ	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	Ŷ	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	Ŷ	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	\uparrow	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	Ц	Н	Х	н	Н	Ŷ	HI-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	н	L	L	Х	Ŷ	Din
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	Ŷ	Di∖
Write Cycle, Continue Burst	Next	н	Х	Х	Х	Н	L	н	L	L	Х	Ŷ	DiN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	Ŷ	DĭN
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	н	Н	Х	L	Ŷ	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	н	Н	Х	Н	Ŷ	HI-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	н	Х	Н	L	\uparrow	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	н	Х	Н	Н	Ŷ	HI-Z
Read Cycle, Suspend Burst	Current	н	Х	Х	Х	Н	Н	н	Н	Х	L	Ŷ	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	Ŷ	HI-Z
Read Cycle, Suspend Burst	Current	н	Х	Х	Х	Н	Н	н	Х	Н	L	Ŷ	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	Ŷ	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	Ŷ	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	Ŷ	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	Ŷ	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	Ŷ	Din

NOTES:

1. $L = V_{IL}$, $H = V_{IH}$, X = Don't Care. 2. \overline{OE} is an asynchronous input.

3. ZZ - low for the table.

5280 tbl 11

Synchronous Write Function Truth Table ^(1, 2)

Operation	GW	BWE	BW1	BW2	BW3	BW4
Read	Н	Н	Х	Х	Х	х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	Х	Х	Х	х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽³⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽³⁾	Н	L	Н	L	Н	н
Write Byte 3 ⁽³⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽³⁾	Н	L	Н	Н	Н	L

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the IDT71V3579.

3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table ⁽¹⁾

Operation ⁽²⁾	ŌĒ	Z	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep

5280 tbl 13

5280 tbl 14

5280 tbl 15

5280 tbl 12

NOTES: 1. L = VIL, H = VIH, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequ	Sequence 1		Sequence 2		Sequence 3		ence 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (**LBO**=Vss)

	Sequ	Sequence 1		Sequence 2		Sequence 3		ence 4
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

5280 tbl 16

AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

		7.5	ns ⁽⁵⁾	8	ns	8.5	ōns			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
Clock Pa	Clock Parameter									
tcyc	Clock Cycle Time	8.5		10		11.5		ns		
tCH ⁽¹⁾	Clock High Pulse Width	3		4		4.5		ns		
tCL ⁽¹⁾	Clock Low Pulse Width	3		4		4.5		ns		
Output Pa	arameters						•	<u> </u>		
tCD	Clock High to Valid Data	_	7.5		8		8.5	ns		
topc	Clock High to Data Change	2		2	—	2		ns		
to_z ⁽²⁾	Clock High to Output Active	0		0	—	0		ns		
tCHZ ⁽²⁾	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	ns		
tOE	Output Enable Access Time	_	3.5		3.5		3.5	ns		
toLz ⁽²⁾	Output Enable Low to Output Active	0		0		0		ns		
tонz ⁽²⁾	Output Enable High to Output High-Z		3.5		3.5		3.5	ns		
Set Up Ti	mes			1				J		
tsa	Address Setup Time	1.5		2		2		ns		
tss	Address Status Setup Time	1.5		2		2		ns		
tsD	Data In Setup Time	1.5		2		2		ns		
tsw	Write Setup Time	1.5		2		2		ns		
tsav	Address Advance Setup Time	1.5		2		2		ns		
tsc	Chip Enable/Select Setup Time	1.5		2	—	2		ns		
Hold Tim	es									
tha	Address Hold Time	0.5		0.5		0.5		ns		
tHS	Address Status Hold Time	0.5		0.5	—	0.5		ns		
thd	Data In Hold Time	0.5	—	0.5	—	0.5		ns		
tHW	Write Hold Time	0.5	—	0.5	—	0.5		ns		
thav	Address Advance Hold Time	0.5		0.5		0.5		ns		
tHC	Chip Enable/Select Hold Time	0.5		0.5	—	0.5		ns		
Sleep Mo	de and Configuration Parameters									
tzzpw	ZZ Pulse Width	100		100		100		ns		
tZZR ⁽³⁾	ZZ Recovery Time	100		100	—	100	_	ns		
tOFG ⁽⁴⁾	Configuration Set-up Time	34	—	40		50		ns		

NOTES:


1. Measured as HIGH above VIH and LOW below VIL.

2. Transition is measured ±200mV from steady-state.

3. Device must be deselected when powered-up from sleep mode.

4. tors is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.


5. Commercial temperature range only.



1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.


2. ZZ input is LOW and LBO is Don't Care for this cycle.

3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.




- 1. Device is selected through entire cycle; \overline{CE} and \overline{CS}_1 are LOW, CS0 is HIGH.
- 2. ZZ input is LOW and \overline{LBO} is Don't Care for this cycle.

3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.



- 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
- 2. O4 (Åw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; l2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Write Cycle No. 1 - \overline{GW} Controlled ^(1,2,3) 1017 3.3V 1V3577, IDT71V3579, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect **Commercial and Industrial Temperature Ranges**




1. ZZ input is LOW, \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.

2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.

3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

10171 3.3V 1V3577, IDT71V3579, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect Byte Controlled ^(1,2,3)



Timing Waveform of Sleep (ZZ) and Power-Down Modes $^{(1,2,3)}$

NOTES:


1. Device must power up in deselected Mode.

2. LBO is Don't Care for this cycle.

It is not necessary to retain the state of the input registers throughout the Power-down cycle.
CS0 timing transitions are identical but inverted to the CE and CS1 signaals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

IDT71V3577, IDT71V3579, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with 3.3V I/O, Flow-Through Outputs, Burst Counter, Single Cycle Deselect **Commercial and Industrial Temperature Ranges**

Non-Burst Read Cycle Timing Waveform




NOTES:

1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.

2. (Ax) represents the data for address Ax, etc.

3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.




Non-Burst Write Cycle Timing Waveform

NOTES:

- 1. ZZ input is LOW, $\overline{\text{ADV}}$ and $\overline{\text{OE}}$ are HIGH, and $\overline{\text{LBO}}$ is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.
- 3. Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .
- 4. For write cycles, ADSP and ADSC have different limitations.

JTAG Interface Specification (SA Version only)



NOTES:

1. Device inputs = All device inputs except TDI, TMS and $\overline{\text{TRST}}$.

2. Device outputs = All device outputs except TDO.

3. During power up, TRST could be driven low or not be used since the JTAG circuit resets automatically. TRST is an optional JTAG reset.

JTAG AC Electrical Characteristics^(1,2,3,4)

Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	I	ns
tлсн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40		ns
IJR	JTAG Clock Rise Time		5 ⁽¹⁾	ns
tJF	JTAG Clock Fall Time	_	5 ⁽¹⁾	ns
t JRST	JTAG Reset	50		ns
tu rsr	JTAG Reset Recovery	50		ns
tJCD	JTAG Data Output	_	20	ns
tudc	JTAG Data Output Hold	0		ns
tus	JTAG Setup	25		ns
IJН	JTAG Hold	25	_	ns
				15280 tbl 01

Register Name

Scan Register Sizes

5	
Instruction (IR)	4
Bypass (BYR)	1
JTAG Identification (JIDR)	32
Boundary Scan (BSR)	Note (1)
	I5280 tbl 03

Bit Size

NOTE:

1. The Boundary Scan Descriptive Language (BSDL) file for this device is available by contacting your local IDT sales representative.

NOTES:

1. Guaranteed by design.

2. AC Test Load (Fig. 1) on external output signals.

3. Refer to AC Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

JTAG Identification Register Definitions (SA Version only)

Instruction Field	Value	Description
Revision Number (31:28)	0x2	Reserved for version number.
IDT Device ID (27:12)	0x22C, 0x22E	Defines IDT part number 71V3577SA and 71V3579SA, respectively.
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT.
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register.

15280 tbl 02

Available JTAG Instructions

Instruction	Description	OPCODE
EXTEST	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.	0000
SAMPLE/PRELOAD	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.	0001
DEVICE_ID	Loads the JTAG ID register (JIDR) with the vendor ID code and places the register between TDI and TDO.	0010
HIGHZ	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.	0011
RESERVED		0100
RESERVED	Several combinations are reserved. Do not use codes other than those	0101
RESERVED	identified for EXTEST, SAMPLE/PRELOAD, DEVICE_ID, HIGHZ, CLAMP, VALIDATE and BYPASS instructions.	0110
RESERVED		0111
CLAMP	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.	1000
RESERVED		1001
RESERVED	Same as above.	1010
RESERVED	Same as above.	1011
RESERVED		1100
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101
RESERVED	Same as above.	1110
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length.	1111

15280 tbl 04


NOTES:

1. Device outputs = All device outputs except TDO.

2. Device inputs = All device inputs except TDI, TMS, and \overline{TRST} .



Ordering Information



*Commercial temperature range only. ** JTAG (SA version) is not available with 100 pin TQFP package

Package Information

100-Pin Thin Quad Plastic Flatpack (TQFP)119 Ball Grid Array (BGA)165 Fine Pitch Ball Grid Array (fBGA)Information available on the IDT website

Commercial and Industrial Temperature Ranges

Datasheet Document History

		5
7/23/99		Updated to new format
9/17/99	Pg. 2	Revised I/O pin description
	Pg. 3	Revised block diagram for flow-through functionality
	Pg. 8	Revised ISB1 and Izz for speeds 7.5 to 8.5ns
	Pg. 18	Added 119-lead BGA package diagram
	Pg. 20	Added Datasheet Document History
12/31/99	Pp. 1, 4, 8, 11, 19	Added Industrial Temperature range offerings
04/03/00	Pg. 18	Added 100pinTQFP Package Diagram Outline
	Pg. 4	Add capacitance table for BGA package; add Industrial temperature to table; Insert note to
		Absolute Max Ratings and Recommended Operating Temperature tables
06/01/00		Add new package offering, 13 x 15mm 165 fBGA
	Pg. 20	Correct 119BGA Package Diagram Outline
07/15/00	Pg. 7	Add note reference to BG119 pinout
	Pg. 8	Add DNU reference note to BQ165 pinout
	Pg. 20	Update BG119 Package Diagram Outline Dimensions
10/25/00		Remove Preliminary status
	Pg.8	Add reference note to pin N5 on BQ165 pinout, reserved for JTAG TRST
04/22/03	Pg.4	Updated 165 BGA table information from TBD to 7
06/30/03	Pg. 1,2,3,5-9	Updated datasheet with JTAG information
	Pg. 5-8	Removed note for NC pins (38,39(PF package); L4, U4 (BG package) H2, N7 (BQ package))
		requiring NC or connection to Vss.
	Pg. 19,20	Added two pages of JTAG Specification, AC Electrical, Definitions and Instructions
	Pg. 21-23	Removed old package information from the datasheet
	Pg. 24	Updated ordering information with JTAG and Y stepping information. Added information
	5. 64	regarding packages available IDT website.
01/ /04	Pg. 21	Addedd "restricted hazardous substance device" to ordering information.
02/20/09	Pg. 21	Removed "IDT" from orderable part number.



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: ipchelp@idt.com 800-345-7015

The IDT logo is a registered trademark of Integrated Device Technology, Inc.