## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## FEATURES

- Free-running CLKA and CLKB can be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted)
- Two independent clocked FIFOs ( $64 \times 36$ storage capacity each) buffering data in opposite directions
- Mailbox bypass Register for each FIFO
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor interface control logic
- $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AEA}}$, and $\overline{\mathrm{AFA}}$ flags synchronized by CLKA
- $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AEB}}$, and $\overline{\mathrm{AFB}}$ flags synchronized by CLKB
- Passive parity checking on each port
- Parity generation can be selected for each port
- Supports clock frequencies up to 67 MHz
- Fast access times of 10 ns
- Available in 132-pin plastic quad flat package (PQF) or spacesaving 120-pin thin quad flat package (TQFP)
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available
- Green parts available, see ordering information


## DESCRIPTION

The IDT723612 is a monolithic high-speed, low-powerCMOS bi-directional clocked FIFO memory. Itsupports clock frequencies up to 67 MHz and has read accesstimes as fastas 10 ns . Two independent $64 \times 36$ dual-portSRAMFIFOs on board the chip buffer data in opposite directions. Each FIFO has flags to indicateempty and full conditions and two programmableflags (Almost-Full and

## FUNCTIONAL BLOCK DIAGRAM



3136 drw01

Almost-Empty) to indicate when a selected number of words is stored in memory. Communication between each port can bypass the FIFOs viatwo 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Parity is checked passively on each port and may be ignored if not desired. Parity generation can be selected for data read from each port. Two or more devices can be used in parallel to create wider data paths.
This device is a clockedFIFO, which means each portemploys a synchronous interface. All data transfers through a port are gated to the LOW-to-HIGH
transition of a port clock by enable signals. The clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple bi-directional interface between microprocessors and/or buses with synchronous control.

The Full Flag ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ ) and Almost-Full ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ ) flag of a FIFO are two-stage synchronized to the portclock that writes datato its array. The Empty Flag ( $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}})$ and Almost-Empty ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) flag of a FIFO are two stage synchronized to the port clock that reads data from its array.

The IDT723612 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## PIN CONFIGURATIONS



NOTES:

1. Electrical pin 1 in center of beveled edge.
2. NC - No internal connection
3. Uses Yamaichi socket IC51-1324-828

## PIN CONFIGURATIONS (CONTINUED)



## NOTES:

1. Pin 1 identifier in corner.
2. NC - No internal connection

TQFP (PN120-1, ORDER CODE: PF)
TOP VIEW

## PIN DESCRIPTION

| Symbol | Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| A0-A35 | Port-A Data | I/O | 36-bit bidirectional data port for side A. |
| $\overline{\text { AEA }}$ | Almost-Empty Flag | 0 (Port A) | Programmable Almost-Empty flag synchronized to CLKA. It is LOW when the number of words in the FIFO2 is less than or equal to the value in the offset register, X. |
| AEB | Port-BAlmost-Empty Flag | 0 (Port B) | Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of words in FIFO1 is less than or equal to the value in the offset register, $X$. |
| $\overline{\text { AFA }}$ | Port-A Almost-Full Flag | 0 <br> (Port A) | Programmable Almost-Full flag synchronized to CLKA. It is LOW when the number of empty locations in FIFO1 is less than or equal to the value in the offset register, X. |
| $\overline{\mathrm{AFB}}$ | Port-BAlmost-Empty Flag | (Port B) | Programmable Almost-Full flag synchronized to CLKB. It is LOW when the number of empty locations in FIFO2 is less than or equal to the value in the offset register, X. |
| B0-B35 | Port-BData. | I/O | 36-bit bidirectional data port for side B. |
| CLKA | Port-A Clock | 1 | CLKA is a continuous clock that synchronizes all data transfers through port-A and can be asynchronous or coincident to CLKB. $\overline{\mathrm{EFA}}, \overline{\mathrm{FFA}}, \overline{\mathrm{AFA}}$, and $\overline{\mathrm{AEA}}$ are synchronized to the LOW-to-HIGHtransition of CLKA. |
| CLKB | Port-BClock | 1 | CLKB is a continuous clock that synchronizes all data transfers through port-B and can be asynchronous or coincident to CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{FFB}}, \overline{\mathrm{AFB}}$, and $\overline{\mathrm{AEB}}$ are synchronized to the LOW-to-HIGHtransition of CLKB. |
| $\overline{\mathrm{CSA}}$ | Port-AChipSelect | 1 | CSA must be LOW to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. The AO-A35 outputs are in the high-impedance state when CSA is HIGH. |
| $\overline{\text { CSB }}$ | Port-BChipSelect | 1 | $\bar{B}$ must be LOW to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. The B0-B35 outputs are in the high-impedance state when $\overline{\mathrm{CSB}}$ is HIGH . |
| $\overline{\mathrm{EFA}}$ | Port-A Empty Flag | 0 (Port A) | EFA is synchronized to the LOW-to-HIGH transition of CLKA. When EFA is LOW, FIFO2 is empty, and reads from its memory are disabled. Data can be read from FIFO2 to the output register when EFA is HIGH. EFA is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKA after datais loaded into empty FIFO2 memory. |
| $\overline{\mathrm{EFB}}$ | Port-BEmpty Flag | 0 (Port B) | EFB is synchronized to the LOW-to-HIGH transition of CLKB. When EFB is LOW, the FIFO1 is empty, and reads from its memory are disabled. Data can be read from FIFO1 to the output register when EFB is HIGH. EFB is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after data is loaded into empty FIFO1 memory. |
| ENA | Port-AEnable | I | ENA must be HIGH to enable a LOW-to-HIGH transition of CLKA to read or write data on port-A. |
| ENB | Port-BEnable | 1 | ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on port-B. |
| $\overline{\mathrm{FFA}}$ | Port-A Full Flag | 0 (Port A) | $\overline{\text { FFA }}$ is synchronized to the LOW-to-HIGH transition of CLKA. When $\overline{F F A}$ is LOW, FIFO1 is full, and writes to its memory are disabled. $\overline{F F A}$ is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGHtransition of CLKA after reset. |
| $\overline{\mathrm{FFB}}$ | Port-B Full Flag | 0 (Port B) | $\overline{\mathrm{FFB}}$ is synchronized to the LOW-to-HIGH transition of CLKB. When $\overline{\mathrm{FFB}}$ is LOW, FIFO2 is full, and writes to its memory are disabled. $\overline{F F B}$ is forced LOW when the device is reset and is set HIGH by the second LOW-to-HIGH transition of CLKB after reset. |
| FS1, FS0 | Flag-OffsetSelects | 1 | The LOW-to-HIGH transition of $\overline{\text { RST }}$ latches the values of FS0 and FS1, which selects one of four preset values for the Almost-Fullflag and almost-Empty flag. |
| MBA | Port-AMailbox Select | I | A HIGH level on MBA chooses a mailbox register for a port-A read or write operation. When the A0-A35 outputs are active, a HIGH level on MBA selects data from the mail2 register for output, and aLOW level selects FIFO2 output register data for output. |
| MBB | Port-BMailbox Select | 1 | A HIGH level on MBB chooses a mailbox register for a port-B read or write operation. When the B0-B35 outputs are active, a HIGH level on MBB selects data from the mail1 register for output, and aLOW level selects FIFO1 output register data for output. |
| $\overline{\text { MBF1 }}$ | Mail1 RegisterFlag | 0 | $\overline{\mathrm{MBF}}$ is set LOW by a LOW-to-HIGH transition of CLKA that writes data to the mail1 register. Writes to the mail1 register are inhibited while $\overline{M B F 1}$ is set LOW. $\overline{\text { MBF1 }}$ is set HIGH by a LOW-to-HIGH transition of CLKB when a port-B read is selected and MBB is HIGH. MBF1 is set HIGH when the device is reset. |
| $\overline{\text { MBF2 }}$ | Mail2 RegisterFlag | 0 | $\overline{\text { MBF2 }}$ is set LOW by a LOW-to-HIGH transition of CLKB that writes data to the mail2 register. Writes to the mail2 register are inhibited while $\overline{M B F 2}$ is set LOW. $\overline{\text { MBF2 }}$ is set HIGH by a LOW- toHIGH transition of CLKA when a port-A read is selected and MBA is HIGH. MBF2 is set HIGH when the device is reset. |

## PIN DESCRIPTION (CONTINUED)

| Symbol | Name | I/0 | Description |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \frac{\mathrm{ODD} /}{\mathrm{EVEN}} \end{aligned}$ | Odd/Even Parity Select | 1 | Odd parity is checked on each port when ODD/EVEN is HIGH, and even parity is checked when ODD/EVEN is LOW. ODD/EVEN also selects the type of parity generated for each port if parity generation is enabled for a read operation. |
| $\overline{\text { PEFA }}$ | Port-A Parity Error Flag | $\begin{array}{\|c} 0 \\ \text { (Port A) } \end{array}$ | When any byte applied to terminals AO-A35 fails parity, PEFA is LOW. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35, with the mostsignificant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the A0-A35 inputs are shared by the mail2 register to generate parity if parity generation is selected by PGA. Therefore, if a mail2 read with parity generation is setup by having W/RA LOW, MBA HIGH, and PGA HIGH, the PEFA flag is forced HIGH regardless of the AO-A35inputs. |
| $\overline{\text { PEFB }}$ | Port-B Parity Error Flag | $\underset{\text { (Port B) }}{0}$ | When any byte applied to terminals B0-B35 fails parity, PEFB is LOW. Bytes are organized as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{~B} 9-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26, \mathrm{~B} 27-\mathrm{B} 35$ with the mostsignificant bit of each byte serving as the parity bit. The type of parity checked is determined by the state of the ODD/EVEN input. The parity trees used to check the B0-B35 inputs are shared by the mail1 register to generate parity if parity generation is selected by PGB. Therefore, if a mail1 read with parity generation is setup by having W/RB LOW, MBB HIGH, and PGB HIGH, the PEFB flag is forced HIGH regardless of the state of the B0-B35 inputs. |
| PGA | Port-A Parity | 1 | Parity is generated for data reads from port A when PGA is HIGH. Generation The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as A0-A8, A9-A17, A18-A26, and A27-A35. The generated parity bits are output in the mosts significant bit of each byte. |
| PGB | Port-BParity | 1 | Parity is generated for data reads from port B when PGB is HIGH . The type of parity generated is selected by the state of the ODD/EVEN input. Bytes are organized as B0-B8, B9-B17, B18-B26, and B27-B35. The generated parity bits are output in the most significant bit of each byte. |
| $\overline{\mathrm{RST}}$ | Reset | 1 | To resetthe device, fourLOW-to-HIGH transitions of CLKA and four LOW-to-HIGH transitions of CLKB must occur while $\overline{\mathrm{RST}}$ is LOW. This sets the $\overline{\mathrm{AFA}}, \overline{\mathrm{FFB}}, \overline{\mathrm{MBF1}}$, and $\overline{\mathrm{MBF}}$ flags HIGH and the $\overline{E F A}, \overline{E F B}, \overline{A E A}, \overline{A E B}, \overline{F F A}$, and $\overline{F F B}$ flags LOW. The LOW-to-HIGH transition of RST latches the status of the FS1 and FSO inputs to selectAImost-Full and AImost-Empty flag offset. |
| W $\bar{R} A$ | Port-AWrite/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port A for a LOW-to-HIGH transition of CLKA. The AO-A35 outputs are in the high-impedance state when W/RA is HIGH. |
| W $\bar{R} \mathrm{~B}$ | Por-BWrite/Read Select | 1 | A HIGH selects a write operation and a LOW selects a read operation on port B for a LOW-to-HIGH transition of CLKB. The BO-B35 outputs are in the high-impedance state when W/R$B$ is HIGH . |

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED) ${ }^{(2)}$

| Symbol | Rating | Commercial | Unit |
| :--- | :--- | :---: | :---: |
| VCC | Supply Voltage Range | -0.5 to 7 | V |
| $\mathrm{VI}^{(2)}$ | Input Voltage Range | -0.5 to $\mathrm{Vcc}+0.5$ | V |
| $\mathrm{VO}^{(2)}$ | Output Voltage Range | -0.5 to $\mathrm{VCC}+0.5$ | V |
| IIK | Input Clamp Current, $(\mathrm{VI}<0$ or $\mathrm{VI}>\mathrm{VCC})$ | $\pm 20$ | mA |
| IOK | Output Clamp Current, $(\mathrm{VO}<0$ or $\mathrm{VO}>\mathrm{VCC})$ | $\pm 50$ | mA |
| IOUT | Continuous Output Current, $(\mathrm{VO}=0$ to VCC$)$ | $\pm 50$ | mA |
| ICC | Continuous Current Through VCC or GND | $\pm 500$ | mA |
| TSTG | Storage Temperature Range | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| VCC | Supply Voltage | 4.5 | 5.5 | V |
| VIH | HIGHLevel Input Voltage | 2 | - | V |
| VIL | LOW-Level Input Voltage | - | 0.8 | V |
| IOH | HIGH-Level OutputCurrent | - | -4 | mA |
| IOL | LOW-Level OutputCurrent | - | 8 | mA |
| TA | Operating Free-airTemperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

| Parameter | Test Conditions |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-4 \mathrm{~mA}$ |  | 2.4 | - | - | V |
| Vol | $\mathrm{Vcc}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  | - | - | 0.5 | V |
| ILI | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{VI}=\mathrm{Vcc}$ or 0 |  | - | - | $\pm 50$ | $\mu \mathrm{A}$ |
| ILO | $\mathrm{Vcc}=5.5 \mathrm{~V}$, | $\mathrm{Vo}=\mathrm{Vcc}$ or 0 |  | - | - | $\pm 50$ | $\mu \mathrm{A}$ |
| ICC ${ }^{(2)}$ | Vcc 5.5 V , | $10=0 \mathrm{~mA}$, | VI = Vcc or GND | - | - | 1 | mA |
| Cin | $\mathrm{V}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  | - | 4 | - | pF |
| COUT | $\mathrm{Vo}=0$, | $\mathrm{f}=1 \mathrm{MHZ}$ |  | - | 8 | - | pF |

## NOTES:

1. All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. For additional IIC information, see following page.


Figure 1. Typical Characteristics: Supply Current vs Clock Frequency

## CALCULATING POWER DISSIPATION

The ICC(f) current for the graph in Figure 1 was taken while simultaneously reading and writing the FIFO on the IDT723612 with CLKA and CLKB set tofs. All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs were disconnected to normalize the graph to a zero-capacitance load. Once the capacitance load per data-output channel is known, the power dissipation can be calculated with the equation below.

With ICC(f) taken from Figure 1, the maximum power dissipation (PD) of the IDT723612 may be calculated by:

$$
\begin{aligned}
& \mathrm{PD}=\operatorname{VCC} \times \operatorname{ICC}(\mathrm{f})+\Sigma(\mathrm{CL} \times \operatorname{VCC} \times(\mathrm{VOH}-\mathrm{VOL}) \times \mathrm{fo}) \\
& \text { where: } \\
& \mathrm{CL}=\text { outputcapacitance load } \\
& \mathrm{fo}_{\mathrm{o}}=\text { switching frequency of an output } \\
& \mathrm{VOH}=\text { output HIGH level voltage } \\
& \text { VOL }=\text { output LOW level voltage }
\end{aligned}
$$

When no reads or writes are occurring on the IDT723612, the power dissipated by a single clock (CLKA or CLKB) input running at frequency fS is calculated by:

$$
\text { PT = VCC x fs x } 0.290 \mathrm{~mA} / \mathrm{MHz}
$$

## DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE

(Commercial: VcC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Industrial; $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Com | rcial | Com' | Ind ${ }^{\prime}{ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT723612L15 |  | IDT723612L20 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| fs | Clock Frequency, CLKA or CLKB | - | 66.7 | - | 50 | MHz |
| tCLK | Clock Cycle Time, CLKA or CLKB | 15 | - | 20 | - | ns |
| tCLKH | Pulse Duration, CLKA and CLKB HIGH | 6 | - | 8 | - | ns |
| tCLKL | Pulse Duration, CLKA and CLKB LOW | 6 | - | 8 | - | ns |
| tDS | Setup Time, A0-A35 before CLKA $\uparrow$ and B0-B35 before CLKB $\uparrow$ | 4 | - | 5 | - | ns |
| tENS1 | Setup Time, $\overline{\mathrm{CSA}}, \mathrm{W} / \overline{\mathrm{R}}$ A beforeCLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ beforeCLKB $\uparrow$ | 6 | - | 6 | - | ns |
| tENS2 | Setup Time, ENA, before CLKA $\uparrow$; ENB before CLKB $\uparrow$ | 4 | - | 5 | - | ns |
| tens3 | Setup Time, MBA before CLKA $\uparrow$ : MBB before CLKB $\uparrow$ | 4 | - | 5 | - | ns |
| tPGS | Setup Time, ODD/EVEN and PGA before CLKA $\uparrow$; ODD/EVEN and PGB before CLKB $\uparrow^{(2)}$ | 4 | - | 5 | - | ns |
| tRSTS | Setup Time, $\overline{\mathrm{RST}}$ LOW before CLKA $\uparrow$ or CLKB $\uparrow^{(3)}$ | 5 | - | 6 | - | ns |
| tFSS | Setup Time, FS0/FS1 before $\overline{\text { RST }}$ HIGH | 5 | - | 6 | - | ns |
| tDH | Hold Time, A0-A35 after CLKA $\uparrow$ and B0-B35 after CLKB $\uparrow$ | 2.5 | - | 2.5 | - | ns |
| tENH1 | Hold Time, $\overline{\mathrm{CSA}} \mathrm{W} / \overline{\mathrm{R}}$ A afterCLKA $\uparrow$; $\overline{\mathrm{CSB}}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ afterCLKB $\uparrow$ | 2 | - | 2 | - | ns |
| tENH2 | Hold Time, ENA, afterCLKA $\uparrow$; ENB after CLKB $\uparrow$ | 2.5 | - | 2.5 | - | ns |
| tENH3 | Hold Time, MBA after CLKA $\uparrow$; MBB after CLKB $\uparrow$ | 1 | - | 1 | - | ns |
| tPGH | Hold Time, ODD/EVEN and PGA after CLKA $\uparrow$; ODD/EVEN and PGB after CLKB $\uparrow^{(2)}$ | 1 | - | 1 | - | ns |
| tRSTH | Hold Time, $\overline{\mathrm{RST}} \mathrm{LOW}$ after CLKA $\uparrow$ or CLKB $\uparrow^{(3)}$ | 5 | - | 6 | - | ns |
| tFSH | Hold Time, FS0 and FS1 after $\overline{\text { RST }}$ HIGH | 4 | - | 4 | - | ns |
| tSKEW1 ${ }^{(4)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ for $\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{FFB}}$ | 8 | - | 8 | - | ns |
| tSKEW2 ${ }^{(4)}$ | Skew Time, between CLKA $\uparrow$ and CLKB $\uparrow$ For $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}, \overline{\mathrm{AFA}}$, and $\overline{\mathrm{AFB}}$ | 14 | - | 16 | - | ns |

## NOTES:

1. Industrial temperature range product for 20 ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Only applies for a clock edge that does a FIFO read.
3. Requirement to count the clock edge as one of at least four needed to reset a FIFO.
4. Skew time is not a timing constraint for proper device operation and is only included to illustrate the timing relationship between CLKA cycle and CLKB cycle.

## SWITCHING CHARACTERISTICS OVER RECOMMENDED RANGES OF SUPPLY VOLTAGE AND OPERATING FREE-AIR TEMPERATURE, CL = 30PF

(Commercial: VcC $=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; Industrial; $\mathrm{VCC}=5.0 \mathrm{~V} \pm 10 \%, \mathrm{TA}=40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Symbol | Parameter |  | ercial | Com | \& Ind' ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | IDT723612L15 |  | IDT723612L20 |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tA | Access Time, CLKA $\uparrow$ to A0-A35 and CLKB $\uparrow$ to B0-B35 | 2 | 10 | 2 | 12 | ns |
| tWFF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{FFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{FFB}}$ | 2 | 10 | 2 | 12 | ns |
| treF | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{EFA}}$ and and CLKB $\uparrow$ to $\overline{\mathrm{EFB}}$ | 2 | 10 | 2 | 12 | ns |
| tPAE | Propagation Delay Time, CLKA $\uparrow$ to $\overline{\mathrm{AEA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AEB}}$ | 2 | 10 | 2 | 12 | ns |
| tPAF | Propagation Delay Time, CLKA to $\overline{\mathrm{AFA}}$ and CLKB $\uparrow$ to $\overline{\mathrm{AFB}}$ | 2 | 10 | 2 | 12 | ns |
| tPMF | Propagation Delay Time, CLKA to $\overline{\mathrm{MBF1}} \mathrm{LOW}$ or $\overline{\mathrm{MBF}} \mathrm{HIGH}$ and CLKB $\uparrow$ to MBF2 LOW or $\overline{\text { MBF1 }}$ HIGH | 1 | 9 | 1 | 12 | ns |
| tPMR | Propagation Delay Time, CLKA $\uparrow$ to $\mathrm{B0} 0-\mathrm{B} 35{ }^{(2)}$ and CLKB $\uparrow$ to $\mathrm{A} 0-\mathrm{A} 35^{(3)}$ | 3 | 11 | 3 | 13 | ns |
| tMDV | Propagation Delay Time, MBA to A0-A35 valid and MBB to B0-B35 valid | 1 | 11 | 1 | 11.5 | ns |
| tPDPE | Propagation Delay Time, A0-A35 valid to $\overline{\text { PEFA }}$ valid; $\mathrm{B0} 0$ - 335 valid to $\overline{\mathrm{PEFB}}$ valid | 3 | 10 | 3 | 11 | ns |
| tPOPE | Propagation Delay Time, ODD/EVEN to $\overline{\mathrm{PEFA}}$ and $\overline{\mathrm{PEFB}}$ | 3 | 11 | 3 | 12 | ns |
| tPOPB ${ }^{(4)}$ | Propagation Delay Time, ODD/EVEN to parity bits (A8, A17, A26, A35) and (B8, B17, B26, B35) | 2 | 11 | 2 | 12 | ns |
| tPEPE | Propagation Delay Time, W/ $\bar{R} A, \overline{C S A}, \overline{\mathrm{ENA}}, \mathrm{MBA}$ or PGA to $\overline{\mathrm{EEFA}} ; \mathrm{W} / \overline{\mathrm{R} B}, \overline{\mathrm{CSB}}$, ENB, MBB, PGB to PEFB | 1 | 11 | 1 | 12 | ns |
| tPEPB ${ }^{(4)}$ | Propagation Delay Time, W/ $\overline{\mathrm{R}} A, \overline{\mathrm{CSA}}, \mathrm{ENA}, \mathrm{MBA}$ or PGA to parity bits ( A8, A17, A26, A35); W/ $\bar{R} B, \overline{C S B}$, bits (B8, B17, B26, B35) ENB, MBB or PGB to parity | 3 | 12 | 3 | 13 | ns |
| tRSF | Propagation Delay Time, $\overline{\mathrm{RST}}$ to ( $\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}}$ ) LOW and ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}, \overline{\mathrm{MBF1}}, \overline{\mathrm{MBF}}$ ) HIGH | 1 | 15 | 1 | 20 | ns |
| tEN | Enable Time, $\overline{\mathrm{CSA}}$ and W/ $\overline{\mathrm{R} A}$ LOW to A0-A35 active and $\overline{\mathrm{CSB}}$ LOW and W/ $\overline{\mathrm{R} B ~ H I G H ~}$ to B0-B35 active | 2 | 10 | 2 | 12 | ns |
| tDIS | Disable Time, $\overline{\mathrm{CSA}}$ or W/ $\overline{\mathrm{R} A ~ H I G H ~ t o ~ A 0-A 35 ~ a t ~ h i g h ~ i m p e d a n c e ~ a n d ~} \overline{\mathrm{CSB}}$ HIGH or W/RB LOW to B0-B35 at high impedance. | 1 | 8 | 1 | 9 | ns |

## NOTES:

1. Industrial temperature range product for 20 ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Writing data to the mail1 register when the B0-B35 outputs are active and MBB is HIGH.

3 Writing data to the mail2 register when the A0-A35 outputs are active and MBA is HIGH.
4. Only applies when reading data from a mail register.

## SIGNAL DESCRIPTIONS

## RESET

The IDT723612 is reset by taking the Reset ( $\overline{\mathrm{RST}}$ ) input LOW for at least four port-A clock (CLKA) and four port-B Clock (CLKB) LOW-to-HIGH transitions. The Reset inputcan switch asynchronously to the clocks. A device reset initializes the internal read and write pointers of each FIFO and forces the Full Flags $(\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}})$ LOW, the Empty Flags $(\overline{\mathrm{EFA}}, \overline{\mathrm{EFB}})$ LOW, the AlmostEmpty flags $(\overline{\mathrm{AEA}}, \overline{\mathrm{AEB}})$ LOW and the Almost-Fullflags $(\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}) \mathrm{HIGH} . \mathrm{A}$ reset also forces the Mailbox Flags ( $\overline{\mathrm{MBF} 1}, \overline{\mathrm{MBF2}}$ ) HIGH. After a reset, $\overline{\mathrm{FFA}}$ is setHIGH after two LOW-to-HIGH transitions of CLKA and $\overline{F F B}$ is setHIGH after two LOW-to-HIGH transitions of CLKB. The device must be reset after power up before data is written to its memory.

## TABLE 1 - FLAG PROGRAMMING

| FS1 | FSO | $\overline{\text { RST }}$ | ALMOST-FULL AND <br> ALMOST-EMPTYFLAG <br> OFFSET REGISTER (X) |
| :---: | :---: | :---: | :---: |
| $H$ | $H$ | $\uparrow$ | 16 |
| $H$ | L | $\uparrow$ | 12 |
| L | H | $\uparrow$ | 8 |
| L | L | $\uparrow$ | 4 |

A LOW-to-HIGH transition on the $\overline{\text { RST }}$ input loads the Almost-Full and Almost-Empty registers (X) with the values selected by the Flag Select (FSO, FS1) inputs. The values that can be loaded into the registers are shown in Table 1.

## FIFO WRITE/READ OPERATION

The state of port-A data A0-A35 outputs is controlled by the port-A Chip Select ( $\overline{\mathrm{CSA}}$ ) and the port-A Write/Read select (W/ $\overline{\mathrm{R} A})$ ). The AO-A35 outputs are in the high-impedance state when either $\overline{C S A}$ or $W \bar{R} A$ is HIGH . The AOA35 outputs are active when both $\overline{C S A}$ and W/RA are LOW.
Data is loaded into FIFO1 from the AO-A35 inputs on a LOW-to-HIGH transition of CLKA when $\overline{\text { CSA }}$ is LOW, W/RA is HIGH, ENA is HIGH, MBA is LOW, and FFA is HIGH. Data is read from FIFO2 to the AO-A35 outputs by aLOW-to-HIGH transition of CLKA when $\overline{C S A}$ is LOW, W/ $\bar{R} A$ is LOW, ENA is HIGH, MBA is LOW, and EFA is HIGH (see Table 2).
The port-B control signals are identical to those of portA. The state of the port-Bdata (B0-B35) outputs is controlled by the port-BChipSelect(독) and the port-B Write/Read select (W/RB). The B0-B35 outputs are in the highimpedance state when either $\overline{\mathrm{CSB}}$ orW $/ \overline{\mathrm{R}} \mathrm{B}$ is HIGH . The BO -B35 outputs are active when both $\overline{\mathrm{CSB}}$ and $\mathrm{W} / \overline{\mathrm{R}} \mathrm{B}$ are LOW.
Data is loaded into FIFO2 from the BO-B35 inputs on a LOW-to-HIGH transition of CLKB when $\overline{C S B}$ is $L O W, W / \bar{R} B$ is $\mathrm{HIGH}, \mathrm{ENB}$ is $\mathrm{HIGH}, \mathrm{MBB}$ is LOW, and $\overline{\text { FFB }}$ is HIGH. Data is read from FIFO1 to the BO-B35 outputs by aLOW-to-HIGH transition of CLKB when $\overline{C S B}$ is LOW, W/RBB is LOW, ENB is HIGH, MBB is LOW, and EFB is HIGH (see Table 3).

## TABLE 2 - PORT-A ENABLE FUNCTION TABLE

| $\overline{\text { CSA }}$ | W/原A | ENA | MBA | CLKA | A0-A35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | InHigh-ImpedanceState | None |
| L | H | L | X | X | InHigh-ImpedanceState | None |
| L | H | H | L | $\uparrow$ | InHigh-ImpedanceState | FIFO1 Write |
| L | H | H | H | $\uparrow$ | InHigh-ImpedanceState | Mail1 Write |
| L | L | L | L | X | Active,FIFO2OutputRegister | None |
| L | L | H | L | $\uparrow$ | Active,FIFO2OutputRegister | FIFO2 Read |
| L | L | L | H | X | Active,Mail2Register | None |
| L | L | H | H | $\uparrow$ | Active,Mail2Register | Mail2 Read (Set MBF2 HIGH) |

## TABLE 3 - PORT-B ENABLE FUNCTION TABLE

| $\overline{\mathrm{CSB}}$ | W/̄B | ENB | MBB | CLKB | B0-B35 Outputs | Port Functions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | InHigh-ImpedanceState | None |
| L | H | L | X | X | InHigh-ImpedanceState | None |
| L | H | H | L | $\uparrow$ | InHigh-ImpedanceState | FIFO2Write |
| L | H | H | H | $\uparrow$ | InHigh-ImpedanceState | Mail2Write |
| L | L | L | L | X | Active,FIFO1 OutputRegister | None |
| L | L | H | L | $\uparrow$ | Active,FIFO1 OutputRegister | FIFO1 read |
| L | L | L | H | X | Active,Mail1 Register | None |
| L | L | H | H | $\uparrow$ | Active,Mail1 Register | Mail1 Read (Set $\overline{\text { MBF1 HIGH) }}$ |

The setup and hold time constraintstothe portclocksfortheportChipSelects ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) and Write/Read selects (W/RA, W/RBB) are only forenabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is LOW during a clock cycle, the port chip select and write/read select may change states during the setup and hold time window of the cycle.

## SYNCHRONIZED FIFO FLAGS

Each FIFO is synchronized to its portclock through two flip-flop stages. This is done to improve flag reliability by reducing the probability of metastable events on the output when CLKA and CLKB operate asynchronously to one another. $\overline{\mathrm{EFA}}, \overline{\mathrm{AEA}}, \overline{\mathrm{FFA}}$, and $\overline{\mathrm{AFA}}$ are synchronized by CLKA. $\overline{\mathrm{EFB}}, \overline{\mathrm{AEB}}$, $\overline{F F B}$, and $\overline{A F B}$ are synchronized to CLKB. Tables 4 and5 show the relationship of each port flag to FIFO1 and FIFO2.

## EMPTY FLAGS ( $\overline{E F A}, \overline{E F B}$ )

The Empty Flag of a FIFO is synchronized to the port clock that reads data from its array. When the Empty Flag is HIGH, new data can be read to the FIFO output register. When the Empty Flag is LOW, the FIFO is empty and attempted FIFO reads are ignored.

The read pointer of a FIFO is incremented each time a new word is clocked to the output register. The state machine that controls an Empty Flag monitors a write-pointer and read-pointer comparator that indicates whenthe FIFO SRAM status is empty, empty+1, or empty+2. A word written to a FIFO canbe readtothe FIFO output register in a minimum ofthreecycles of the Empty Flagsynchronizing clock. Therefore, anEmpty FlagisLOWifa word in memory is the next data to be sent to the FIFO output register and two cycles of the port clock that reads data from the FIFO have not elapsed since the time the word was written. The Empty Flag of the FIFO is set HIGH by the second LOW-toHIGHtransition of the synchronizing clock, and the new data word can be read to the FIFO output register in the following cycle.

ALOW-to-HIGHtransition on an Empty Flag synchronizing clockbeginsthe first synchronization cycle of a write if the clock transition occurs attimetSKEW1 orgreaterafterthe write. Otherwise, the subsequent clock cycle can be the first synchronization cycle.

## FULL FLAG ( $\overline{\mathrm{FFA}}, \overline{\mathrm{FFB}}$ )

The Full Flag of a FIFO is synchronized to the port clock that writes data to its array. When the Full Flag is HIGH, a memory location is free in the SRAM to receive new data. No memory locations are free when the Full Flag is LOW and attempted writes to the FIFO are ignored.

Each time a word is written to aFIFO, the write pointer is incremented. The state machine that controls a Full Flag monitors a write-pointer and read pointer comparator that indicates when the FIFO SRAM status is full, full-1, or full-2. From the time a word is read from a FIFO, the previous memory location is ready to be written in a minimum of three cycles of the Full Flag synchronizing clock. Therefore, a Full Flag is LOW if less than two cycles of the Full Flag synchronizing clock have elapsed since the next memory write location has been read. The second LOW-to-HIGH transition on the Full Flag synchronization clock after the read sets the Full Flag HIGH and the data can be written in the following clock cycle.
A LOW-to-HIGH transition on a Full Flag synchronizing clock begins the firstsynchronization cycle of a read ifthe clock transition occurs attime tSKEW1 or greater after the read. Otherwise, the subsequentclock cycle can be thefirst synchronization cycle.

## ALMOST EMPTY FLAGS ( $\overline{\text { AEA }}, \overline{\text { AEB }}$ )

The Almost-Empty flag of a FIFO is synchronized to the port clock that reads datafromits array. The state machine that controls an Almost-Empty flag monitors a write-pointercomparatorthatindicates whentheFIFOSRAM status is almost-empty, almost-empty+1, oralmost-empty+2. The almost-empty state is defined bythe value of the Almost-Full and Almost-Empty Offset register (X). This register is loaded with one offourpresetvalues during a device reset (see Resetabove). An Almost-Empty flag is LOW whenthe FIFO contains X orless words in memory and is HIGH when the FIFO contains ( $\mathrm{X}+1$ ) or more words.

Two LOW-to-HIGHtransitions of the Almost-Empty flagsynchronizing clocks are requiredafter aFIFO write for the Almost-Empty flag to reflect the new level of fill. Therefore, the Almost-Empty flag of a FIFO containing $(X+1)$ or more words remains LOW iftwo cycles of the synchronizing clock have not elapsed since the write that filled the memory to the ( $\mathrm{X}+1$ ) level. An Almost-Empty flag is setHIGH by the second LOW-to-HIGH transition of the synchronizing clock after the FIFO write that fills memory to the $(X+1)$ level. A LOW-to-HIGH transition of an Almost-Empty flag synchronizing clockbegins the firstsynchronization cycleifitoccurs attimetSKEW2 orgreaterafterthewritethatfillstheFIFO to (X+1) words. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 7 and 8).

## ALMOST FULL FLAGS ( $\overline{\mathrm{AFA}}, \overline{\mathrm{AFB}}$ )

The Almost-Full flag of a FIFO is synchronized to the port clock that writes data to its array. The state machine that controls an Almost-Full flag monitors a write-pointer and read-pointer comparator that indicates when the FIFO

## TABLE 4 - FIF01 FLAG OPERATION

| Number of Words <br> in the FIFO1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Synchronized <br> to CLKB |  | Synchronized <br> to CLKA |  |
|  | $\overline{\mathrm{EFB}}$ | $\overline{\mathrm{AEB}}$ | $\overline{\mathrm{AF} \bar{A}}$ | $\overline{\mathrm{FF}} \overline{\mathrm{A}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-\mathrm{X})$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

NOTE:

1. $X$ is the value in the Almost-Empty flag and Almost-Full flag offset register.

TABLE 5 - FIFO2 FLAG OPERATION

| Number of Words <br> in the FIFO11 | Synchronized <br> to CLKB |  | Synchronized <br> to CLKA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{EFA}}$ | $\overline{\mathrm{AEA}}$ | $\overline{\mathrm{AF}} \overline{\mathrm{B}}$ | $\overline{\mathrm{FF} \bar{B}}$ |
| 0 | L | L | H | H |
| 1 to X | H | L | H | H |
| $(\mathrm{X}+1)$ to $[64-(\mathrm{X}+1)]$ | H | H | H | H |
| $(64-X)$ to 63 | H | H | L | H |
| 64 | H | H | L | L |

SRAM status is almost-full, almost-full-1, or almost-full-2. Thealmost-full state is defined by the value ofthe Almost-Full and Almost-Empty Offsetregister (X). This registeris loaded with one offour presetvalues during a device reset (see Reset above). An Almost-Full flag is LOW when the FIFO contains ( $64-\mathrm{X}$ ) or more words in memory and is HIGH when the FIFO contains [64- $(\mathrm{X}+1)$ ] or less words.
TwoLOW-to-HIGHtransitions of the Almost-Fullflagsynchronizingclock are required after aFIFO readforthe Almost-Full flag to reflect the new level of fill. Therefore, the Almost-Full flag of a FIFO containing [64-( $\mathrm{X}+1$ )] orless words remains LOW iftwo cycles of the synchronizing clockhave notelapsed since the read that reduced the number of words inmemoryto [64-( $\mathrm{X}+1)$ ]. An AlmostFullflagis setHIGH bythe second LOW-to-HIGHtransition ofthe synchronizing clockafter the FIFO read that reduces the number of words in memory to [64$(\mathrm{X}+1)$ ). A second LOW-to-HIGH transition of an Almost-Full flagsynchronizing clockbeginsthefirstsynchronization cycleifitoccurs attimetSKEW2 orgreater after the read that reduces the number of words in memory to $[64-(X+1)]$. Otherwise, the subsequent synchronizing clock cycle can be the first synchronization cycle (see Figure 14 and 15).

## MAILBOX REGISTERS

Each FIFO has a 36 -bit bypass register to pass command and control information between portA and portB without puttingitinqueue. The Mailbox select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A LOW-to-HIGH transition on CLKA writes AOA35 data to the mail register when a port-A write is selected by $\overline{C S A}, ~ W / \bar{R} A$, and ENA andMBA HIGH. ALOW-to-HIGH transition on CLKB writes BO-B35 data to the mail2 register when a port-B write is selected by $\overline{C S B}, W / \bar{R} B$, and ENB andMBB is HIGH. Writing datatoa mail register sets the corresponding flag(MBF1 or $\overline{\text { MBF2 }}$ ) LOW. Attemptedwritestoa mail register are ignored while the mail flagis LOW.
When a port's data outputs are active, the data on the bus comes from the FIFO output register when the portMailbox-select input(MBA, MBB) is LOW andfrom the mail registerwhen the portmailbox-selectinputis HIGH. The Mail1 register Flag (MBF1) is setHIGH byaLOW-to-HIGH transition on CLKB when aport-B readis selected by $\overline{C S B}, W / \bar{R} B$, and ENB and MBB is HIGH . The Mail2 register Flag (MBF2) is set HIGH byaLOW-to-HIGH transition on CLKA when port-A read is selected by $\overline{C S A}, W / \bar{R} A$, and ENA and MBA is HIGH. The data in a mail register remains intactafteritis read and changes only when new data is written to the register.

## PARITY CHECKING

The port-A inputs (A0-A35) and port-B inputs (B0-B35) each have four parity trees to check the parity of incoming (or outgoing) data. A parity failure on one or more bytes of the input bus is reported by a LOW level on the port Parity Error Flag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ). Odd oreven parity checking can be selected, and the Parity Error Fags can be ignored if this feature is not desired.
Parity status is checked on each inputbus according to the level of the Odd/ Even parity (ODD/EVEN) select input. A parity error on one or more bytes of a portis reported by a LOW level on the corresponding portParity Error Flag
( $\overline{\text { PEFA }}, ~ \overline{P E F B}$ ) output. Port-A bytes are arranged as A0-A8, A9-A17, A18A26, and A27-A35 with the mostsignificant bit of each byte used as the parity bit. Port-B bytes are arranged as $\mathrm{B} 0-\mathrm{B} 8, \mathrm{B9}-\mathrm{B} 17, \mathrm{~B} 18-\mathrm{B} 26$, and $\mathrm{B} 27-\mathrm{B} 35$, with the mostsignificant bit of each byte used as the parity bit. When odd/even parity is selected, a port parity errorflag ( $\overline{\text { PEFA }}, \overline{\text { PEFB }}$ ) is LOW if any byte on the port has an odd/even number of LOW levels applied to the bits.
The fourparity trees usedto check the AO-A35 inputs are shared by the mail2 register when parity generation is selected for port-A reads (PGA=HIGH). When a port-A read from the mail2 register with parity generation is selected with W/쥬ALOW, $\overline{C S A} L O W, ~ E N A H I G H, M B A H I G H, ~ a n d ~ P G A ~ H I G H, ~ t h e ~ p o r t-~$ A Parity Error Flag (PEFA) is held HIGH regardless of the levels applied to the AO-A35 inputs. Likewise, the parity trees usedto check the BO-B35 inputs are shared by the mail1 register when parity generation is selected for portBreads (PGB=HIGH). When a port-B read from the mail1 register with parity generation is selected with W/ $\bar{R} B L O W, \overline{C S B} L O W, E N B H I G H, M B B H I G H$, and PGB HIGH, the port-B parity errorflag ( $\overline{\mathrm{PEFB}}$ ) is held HIGH regardless of the levels applied to the BO-B35 inputs.

## PARITYGENERATION

A HIGH level on the port-A Parity Generate select (PGA) or port-B Parity Generate select (PGB) enables the IDT723612 to generate parity bits for portreads from a FIFO or mailbox register. Port-A bytes are arranged as AOA8, A9-A17, A18-26, and A27-A35, with the most significant bit of each byte used as the parity bit. Port-Bbytes are arranged as B0-B8, B9-B17, B18-B26, and B27-B35, with the most significant bit of each byte used as the parity bit. A write to a FIFO or mail register stores the levels applied to all thirty-sixinputs regardless of the state of the Parity Generate select(PGA, PGB) inputs. When datais read from a portwith parity generation selected, the lower eightbits of each byte are used to generate a parity bit according to the level on the ODD/ $\overline{E V E N}$ select. The generated parity bits are substituted for the levels originally written to the mostsignificant bits of each byte as the word is read to the data outputs.
Parity bits for FIFO data are generated after the data is read from SRAM and before the datais writtentotheoutput register. Therefore, the port-A parity generate select(PGA) and Odd/Even parity select (ODD/EVEN) have setup and hold time constraints to the port-A Clock (CLKA) and the port-B Parity Generate select(PGB) and ODD/EVEN have setup and hold-time constraints tothe port-BClock (CLKB). Thesetiming constraints only applyforarising clock edge used to read a new word to the FIFO output register.
The circuit used to generate parity for the mail data is shared by the portB bus (B0-B35) to check parity and the circuit used to generate parity for the mail2 data is shared by the port-A bus (A0-A35) to check parity. The shared paritytrees of a portare usedto generate parity bitsforthe datain a mail register whenthe portWrite/Readselect(W/RA, W/RB) inputisLOW, the portmail select (MBA, MBB) input is HIGH, Chip Select ( $\overline{\mathrm{CSA}}, \overline{\mathrm{CSB}}$ ) is LOW, Enable (ENA, ENB) is HIGH, and port Parity Generate select (PGA, PGB) is HIGH. Generating parity for mail register data does not change the contents of the register.


Figure 2. Device Reset Loading the $X$ Register with the Value of Eight


NOTE:

1. Written to FIFO1.

Figure 3. Port-A Write Cycle Timing for FIFO1


NOTE:

1. Written to FIFO2.

Figure 4. Port-B Write Cycle Timing for FIFO2


NOTE:

1. Read from FIFO1.

Figure 5. Port-B Read Cycle Timing for FIFO1


## NOTE:

1. Read from FIFO2.

Figure 6. Port-A Read Cycle Timing for FIFO2


## NOTE:

1. tskew1 is the minimum time between a rising CLKA edge and a rising CLKB edge for EFB to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tsKEw1, then the transition of $\overline{\mathrm{FFB}}$ HIGH may occur one CLKB cycle later than shown.

Figure 7. $\overline{\text { EFB }}$ Flag Timing and First Data Read when FIFO1 is Empty


NOTE:

1. tskew is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{E F A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskEw1, then the transition of EFA HIGH may occur one CLKA cycle later than shown.

Figure 8. EFA Flag Timing and First Data Read when FIFO2 is Empty


NOTE:

1. tSKEW1 is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{\mathrm{FF}} \overline{\mathrm{A}}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskew, then $\overline{\mathrm{FFA}}$ may transition HIGH one CLKA cycle later than shown.

Figure 9. $\overline{\text { FFA }}$ Flag Timing and First Available Write when FIFO1 is Full


NOTE:

1. tskew is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{FFB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskew1, then $\overline{\mathrm{FFB}}$ may transition HIGH one CLKB cycle later than shown.

Figure 10. $\overline{\text { FFB }}$ Flag Timing and First Available Write when FIFO2 is Full


## NOTES:

1. tsKEW2 is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{\mathrm{AEB}}$ to transition HIGH in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tSKEW2, then $\overline{\mathrm{AEB}}$ may transition HIGH one CLKB cycle later than shown.
2. FIFO1 Write $(\overline{C S A}=L O W, W / \bar{R} A=H I G H, M B A=L O W), F I F O 1$ read $(\overline{C S B}=L O W, W / \bar{R} B=L O W, M B B=L O W)$.

Figure 11. Timing for $\overline{\operatorname{AEB}}$ when FIFO1 is Almost Empty


NOTES:

1. tsKEwz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A E A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tskewz, then $\overline{\text { AEA }}$ may transition HIGH one CLKA cycle later than shown.
2. $\mathrm{FIFO2}$ Write ( $\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW}$ ), $\mathrm{FIFO2}$ read $(\overline{\mathrm{CSA}}=\mathrm{LOW}, W / \bar{R} A=L O W, M B A=L O W)$.

Figure 12. Timing for $\overline{\text { AEA }}$ when FIFO2 is Almost Empty


## NOTES:

1. tskEw is the minimum time between a rising CLKA edge and a rising CLKB edge for $\overline{A F A}$ to transition HIGH in the next CLKA cycle. If the time between the rising CLKA edge and rising CLKB edge is less than tskewz, then $\overline{\text { AFA }}$ may transition HIGH one CLKB cycle later than shown.
2. $\mathrm{FIFO1}$ Write $(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{HIGH}, \mathrm{MBA}=\mathrm{LOW})$, $\mathrm{FIFO1}$ read $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{LOW}, \mathrm{MBB}=\mathrm{LOW})$.

Figure 13. Timing for $\overline{\text { AFA }}$ when FIFO1 is Almost Full


## NOTES:

1. tskEwz is the minimum time between a rising CLKB edge and a rising CLKA edge for $\overline{A F B}$ to transition HIGH in the next CLKB cycle. If the time between the rising

CLKB edge and rising CLKA edge is less than tskewz, then $\overline{\mathrm{AFB}}$ may transition HIGH one CLKA cycle later than shown.
2. $\mathrm{FIFO2}$ Write $(\overline{\mathrm{CSB}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R} B}=\mathrm{HIGH}, \mathrm{MBB}=\mathrm{LOW})$, $\mathrm{FIFO2}$ read $(\overline{\mathrm{CSA}}=\mathrm{LOW}, \mathrm{W} / \overline{\mathrm{R}} \mathrm{A}=\mathrm{LOW}, \mathrm{MBA}=\mathrm{LOW})$.

Figure 14. Timing for $\overline{A F B}$ when FIFO2 is Almost Full


NOTE:

1. Port-B parity generation off ( $\mathrm{PGB}=\mathrm{LOW}$ ).

Figure 15. Timing for Mail1 Register and $\overline{\text { MBF1 }}$ Flag


NOTE:

1. Port-A parity generation off (PGA = LOW).

Figure 16. Timing for Mail2 Register and $\overline{\text { MBF2 }}$ Flag


NOTE:

1. ENA is HIGH, and $\overline{C S A}$ is LOW.

Figure 17. ODD/EVEN $W / \bar{R} A, M B A$, and PGA to $\overline{\text { PEFA }}$ Timing


NOTE:

1. ENB is HIGH, and CSB is LOW.

Figure 18. ODD/EVEN $W / \overline{R B}, M B B$, and PGB to $\overline{P E F B}$ Timing


NOTE:

1. ENA is HIGH.

Figure 19. Parity Generation Timing when Reading from Mail2 Register


NOTE:

1. ENB is HIGH.

Figure 20. Parity Generation Timing when Reading from Mail1 Register

PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT


VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTE:

1. Includes probe and jig capacitance.

Figure 21. Load Circuit and Voltage Waveforms

## ORDERING INFORMATION



## NOTES:

1. Industrial temperature range product for 20 ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Green parts are available. For specific speeds and packages contact your sales office.

## DATASHEET DOCUMENT HISTORY

