imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





2.5V SEQUENTIAL FLOW-CONTROL DEVICE 48 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM


FEATURES

- Product to be used with single or multiple external DDR SDRAM to provide significant storage capability of up to 1Gb density
- 133MHz operation (7.5ns read/write cycle time)
- · User selectable input and output port bus-sizing
 - x48in to x48out
 - x48in to x24out
 - x48in to x12out
 - x24in to x48out
 - x24in to x24out
 - x24in to x12out
 - x12in to x48out
 - x12in to x24out
 - x12in to x12out
- For other bus configurations see IDT72T6360 (x9, x18, or x36)
- 2.5V-LVTTL or 3.3V-LVTTL configured ports
- Independent and simultaneous read and write access

FUNCTIONAL BLOCK DIAGRAM

 User selectable synchronous/asynchronous read and write port timing

- IDT Standard mode or FWFT mode of operation
- Empty and full flags for monitoring memory status
- Programmable Almost-Empty and Almost-Full flags, each flag can default to one of four preselected offsets or serially programmed to a specific value
- Selectable synchronous/asynchronous timing modes for Almost-Empty and Almost-Full flags
- Master Reset clears all data and settings
- Partial Reset clears data, but retains programmable settings
- Depth expandable with multiple devices for densities greater than 1Gb
- Width expandable with multiple devices for bus widths greater than 36 bits
- JTAG functionality (Boundary Scan)
- Available in a 324-pin PBGA, 1mm pitch, 19mm x 19mm
- HIGH performance 0.18µm CMOS technology
- Industrial temperature range (-40°C to +85°C) is available
- Supports industry standard DDR specifications, including Samsung, Micron, and Infineon memories



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

FEBRUARY 2009

Table of Contents

| Features 1 |
|---------------------------------|
| Description 4 |
| Pin Configuration |
| Pin Descriptions |
| - Read Port Interface |
| - Write Port Interface |
| - Memory Interface |
| - Control and Feature Interface |
| - Power and Ground Signals |
| - Pin Number Location Table |
| Detailed Descriptions |
| Functional Descriptions |
| Signal Descriptions |
| Device Characteristics |
| AC Test Conditions |
| AC Electrical Characteristics |
| JTAG Timing Specifications |
| Depth Expansion Configuration |
| Width Expansion Configuration |
| Ordering Information |

List of Tables

| Table 1 – DDR SDRAM Minimum Specifications | . 11 |
|--|------|
| Table 1 – DDR SDRAM Minimum Specifications Table 2 – Supported Memory Vendors | . 11 |
| | |
| Table 3 – Total Possible External Memory Configurations Table 4 – SFC to DDR SDRAM interface Connections | 14 |
| Table 5 – Total useable memory based on various configurations | 18 |
| Table 6 - IDT72T6480 Maximum Frequency Based on 166MHz DDR SDRAM | |
| Table 7 – IDT72T6480 Maximum Frequency Based on 133MHz DDR SDRAM Table 8 – MIC[2:0] Configurations | 19 |
| Table 8 – MIC[2:0] Configurations | . 20 |
| Table 9 – Memory Configurations Settings Table 10 – Device configuration | .21 |
| Table 10 – Device configuration | . 22 |
| Table 11– Default Programmable Flag Offsets | 22 |
| Table 12– Number of Bits Required for Offset Registers | . 22 |
| Table 13 – Bus-Matchings | . 24 |
| Table 12– Number of Bits Required for Offset Registers Table 13 – Bus-Matchings Table 14 – MTYPE[1:0] Configurations | . 25 |
| | . 25 |

List of Figures

| Figure 1. Sequential Flow-Control Device Block Diagram | 5 |
|--|----|
| Figure 2a. Configuration 1 - Two Chip Solution | |
| Figure 2b. Configuration 2 - Two Chip Solution | 13 |
| Figure 2c. Configuration 3 - Three Chip Solution | 13 |
| Figure 2d. Configuration 4 - Three Chip Solution | |
| Figure 2e. Configuration 5 - Three Chip Solution | 13 |
| Figure 2f. Configuration 6 - Four Chip Solution | 13 |
| Figure 2g. Configuration 7 - Five Chip Solution | 13 |
| Figure 3. Memory Interface Connection (Single Chip) | 17 |
| Figure 4. Memory Interface Connection (Two Chip) | |
| Figure 5a. AC Test Load | 29 |
| Figure 5b. Lumped Capacitive Load, Typical Derating | 29 |
| Figure 6. Master Reset and Initialization | |
| Figure 7. Partial Reset | |
| Figure 8. Write First Word Cycles - IDT Standard Mode | |
| Figure 9. Write First Word Cycles - FWFT Mode | 34 |
| Figure 10. Empty Boundary - IDT Standard Mode | 35 |
| Figure 11. Empty Boundary - FWFT Mode | 35 |
| Figure 12. Full Boundary - IDT Standard Mode | 36 |
| Figure 13. Full Boundary - FWFT Mode | 36 |
| Figure 14. Output Enable | |
| Figure 15. Read Chip Select | |
| Figure 16. Write Chip Select | |
| Figure 17. Bus-Matching Configuration - x48 In to x24 Out - IDT Standard Mode | |
| Figure 18. Bus-Matching Configuration - x48 In to x12 Out - IDT Standard Mode | 38 |
| Figure 19. Bus-Matching Configuration - x24 In to x48 Out - IDT Standard Mode | |
| Figure 20. Bus-Matching Configuration - x12 In to x48 Out - IDT Standard Mode | 39 |
| Figure 21. Synchronous PAE Flag - IDT Standard Mode and FWFT Mode | 40 |
| Figure 22. Synchronous PAF Flag - IDT Standard Mode and FWFT Mode | |
| Figure 23. Asynchronous Read and PAF Flag - IDT Standard Mode | |
| Figure 24. Asynchronous Write and PAE Flag - IDT Standard Mode | |
| Figure 25. Asynchronous Write and PAF Flag - IDT Standard Mode | |
| Figure 26. Asynchronous Empty Boundary - IDT Standard Mode | 42 |
| Figure 27. Asynchronous Full Boundary - IDT Standard Mode | |
| Figure 28. Asynchronous Read and PAE Flag - IDT Standard Mode | |
| Figure 29. Serial Loading of Programmable Flag Registers (IDT Standard and FWFT Modes) | |
| Figure 30. Reading of Programmable Flag Registers (IDT Standard and FWFT Modes) | |
| Figure 31. Standard JTAG Timing | |
| Figure 32. JTAG Architecture | |
| Figure 33. TAP Controller State Diagram | |
| Figure 34. Depth Expansion Configuration in IDT Standard Mode | 49 |
| Figure 35. Depth Expansion Configuration in FWFT Mode | |
| Figure 36. Width Expansion Configuration in IDT Standard Mode and FWFT Mode | 50 |

DESCRIPTION

The IDT72T6480 sequential flow-control device is a device incorporating a seamless connection to external DDR SDRAM for significant storage capacity supporting high-speed applications. Both read and write ports of the sequential flow-control can operate independently at up to 133MHz. There is a user selectable correction feature that will correct any erroneous single data bit when reading from the SDRAM.

The independent read and write ports each has associated read and write clocks, enables, and chip selects. Both ports can operate either synchronously or asynchronously. Other features include bus-matching, programmable status flags with selectable synchronous/asynchronous timing modes, IDT Standard or FWFT mode timing, and JTAG boundary scan functionality.

The bus-matching feature will allow the inputs and outputs to be configured to x48, x24, or x12 bus width. There are four default offset values available

for the programmable flags (PAE/PAF), as well as the option of serially programming the offsets to a specific value.

The device package is 19mm x 19mm 324-pin PBGA. It operates at a 2.5V core voltage with selectable 2.5V or 3.3V I/Os. The I/O interface to the SDRAM will be 2.5V SSTL_2 only and not 3.3V tolerant. Both industrial and commercial temperature ranges will be offered.

The sequential flow-control device controls individual DDR SDRAM of either 128Mb or 256Mb. The device will support industry standard DDR specification memories (note DDR II is not supported), which include vendors such as Samsung, Micron, and Infineon. The data bus connected to the DDR SDRAM can be 16-bit, 32-bit, or 64-bits wide. The sequential flow-control device can independently control up to four separate external memories for a maximum of density of 1Gb (128MB). Depth expansion mode is available for applications that require more than 1Gb of storage memory.

IDT72T6480 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES




Figure 1. Sequential Flow-Control Device Block Diagram

PIN CONFIGURATION

- A1 BALL PAD CORNER

| A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
|---|-----------|------------|------------|------------|-----------|------------|-----------------|------------------|------------------|---------------------------|--------------|-------------|-----------|------------|------------|-----------|------------|------------|
| | GND | GND | DQ10 | DQ8 | DQ4 | DQ1 | CK | A1 | A5 | A9 | WE | RAS | DQ35 | DQ36 | DQ38 | DQ40 | GND | GND |
| в | O GND | O GND | O DQS1 | O DQ9 | O DQ5 | O DQ2 | O AVCC | O A0 | O A4 | O A10 | O BA1 | O DQ32 | O DQS4 | O DQ39 | O DQ44 | O DQS5 | O GND | O GND |
| с | 0 | O | 0 | O | O | O | 0 | Õ | O | O | 0 | O | 0 | O | O | 0 | 0 | 0 |
| | DQ14 | DQ13 | DQ11 | DQ12 | DQ6 | DQ3 | СК | A2 | A6 | A11 | BA0 | DQ34 | DQ37 | DQ41 | DQ47 | DQ45 | DQ49 | DQ50 |
| D | O DQ16 | O DQ15 | O DQ17 | O DQ7 | O DQS0 | O DQ0 | O AVCC | O A3 | O A7 | О А8 | O A12 | O CAS | O DQ33 | O DQ43 | O DQ46 | O Vref | O DQ51 | O DQS6 |
| E | O | O | O | O | 0 | O | 0 | Õ | 0 | 0 | 0 | O | 0 | O | O | | 0 | 0 |
| | DQ19 | DQ18 | DQS2 | DQ20 | DQ21 | AGND | AGND | Vcc | Vcc | Vcc | Vcc | Vcc | Vcc | DQ42 | DQ54 | DQ48 | DQ52 | DQ53 |
| F | O DQ23 | O DQ22 | O DQ24 | O DQ25 | O DQ26 | O Vcc | O Vcc | O Vcc | O Vcc | O Vcc | O Vcc | O Vcc | O Vcc | O DQ59 | O DQ58 | O DQ55 | O DQ56 | O DQ57 |
| G | 0 | O | O | O | O | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | DQS3 | DQ27 | DQ28 | DQ29 | DQ30 | Vcc | Vcc | GND | GND | GND | GND | Vcc | Vcc | Vcc | DQ62 | DQ61 | DQS7 | DQ60 |
| н | O MCLK | O DQ31 | | O D1 | O D2 | O Vcc | O GND | O GND | O gnd | O GND | O GND | O GND | O Vddq | O Vddq | O Q2 | Q1 | O DQ63 | Q0 |
| J | O | O | 0 | O | O | O | O | O | O | O | | O | O | O | Õ | Õ | \bigcirc | Õ |
| | D4 | D3 | D5 | D6 | D7 | Vcc | GND | GND | GND | GND | GND | GND | VDDQ | VDDQ | Q6 | Q5 | Q3 | Q4 |
| к | O D11 | O D12 | O D10 | O D9 | O D8 | O Vcc | O GND | O GND | O GND | O GND | O GND | | O Vddq | O Vddq | O Q7 | Q12 | Q8 | Q9 |
| L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | D16 | D17 | D15 | D14 | D13 | Vcc | Vcc | GND | GND | GND | GND | GND | | | Q13 | Q11 | Q10 | Q14 |
| м | O D21 | O D22 | O D20 | O D19 | O D18 | O Vcc | O Vcc | O Vcc | O GND | O GND | O GND | O Vddq | O Vddq | O Vddq | Q28 | Q15 | O Q16 | Q17 |
| N | 0 | \bigcirc | \bigcirc | \bigcirc | 0 | \bigcirc | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \bigcirc | \bigcirc | 0 | \bigcirc | 0 |
| | D26 | D27 | D25 | D24 | D23 | Vcc | Vcc | Vcc | Vcc | Vcc | Vcc | | | Q23 | Q29 | Q19 | Q20 | Q18 |
| Р | O D31 | O D32 | O D30 | O D29 | O D28 | O FSEL1 | IOSEL | O Vcc | О вмз | О MIC0 |) JSEL | O TDO/SO | O Q47 | 0 Q32 | O Q33 | Q31 | O Q25 | Q21 |
| R | 0 | \bigcirc | \bigcirc | 0 | 0 | \bigcirc | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \bigcirc | \bigcirc | 0 | \bigcirc | 0 |
| | D34 | D35 | D33 | D38 | D45 | FSEL0 | | MTYPE0 | BM2 | MIC1 | TDI/SI | FF/IR | Q46 | Q42 | Q34 | Q30 | Q26 | Q22 |
| Т | O D36 | O D37 | O D39 | O D40 | O D41 | O ASYW | $\frac{O}{WCS}$ | MSPEED | O BM1 | О тмs | O SWEN | O PAF | Q45 | O Q41 | Q35 | Q36 | Q27 | O Q24 |
| U | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | \bigcirc |
| | GND | GND | D42 | D43 | D46 | PRS | - | MTYPE1 | - | MIC2 | TCK/ SCLK | | PAE | Q43 | Q39 | Q37 | GND | GND |
| V | GND | O GND | O D44 | O D47 | | O ASYR | O WEN | O WCLK/ WR | O RCLK/ RD | $O \overline{\text{REN}}$ | | | | O Q44 | O Q40 | Q38 | O GND | O GND |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| | | ~ | 5 | - | 5 | 0 | ' | 5 | 5 | 10 | | 12 | 10 | | 15 | 10 | | 58 drw03 |

PBGA (BB324-1, order code: BB) TOP VIEW

IDT72T64802.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

PIN DESCRIPTIONS

| Symbol | Pin No. Location | Name | I/O TYPE | Description | | |
|---------------------|----------------------|-----------------------------------|---------------------------------|--|--|--|
| READ PO | RT INTERFA | ICE . | | | | |
| ASYR ⁽¹⁾ | V6 | Asynchronous Read Port | INPUT 3.3V or 2.5V LVTTL | A HIGH on this input during master reset will select synchronous read operation for the output port. A LOW will select asynchronous operation. If asynchronous is selected the device must operate in IDT Standard mode and the read enable must be tied to GND. | | |
| EF/OR | V13 | Empty Flag/ Output Ready | OUTPUT 3.3V or 2.5V LVTTL | In IDT Standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether or not the device memory is empty. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ indicates whether or not there is valid data available at the outputs. | | |
| ŌĒ | U12 | Output Enable | INPUT 3.3V or 2.5V LVTTL | Asynchronous three-state control of the data outputs. All data outputs Q[47:0] will be placed in high-impedance if this pin is HIGH. Conversely, all data outputs will be active when this pin is LOW. | | |
| PAE | U13 | Programmable Almost Empty Flag | OUTPUT 3.3V or 2.5V LVTTL | This is the programmable almost empty flag that can be used as an early indicator for the empty boundary condition of the internal memory. PAE goes LOW if the number of words in the sequential flow-control device is less than offset n, which is stored in the empty offset register. PAE goes HIGH if the number of words in the sequential flow-control device is greater than or equal to the offset n. | | |
| Q[47:0] | See Pin No. table | Data Output Bus | OUTPUT 3.3V or 2.5V LVTTL | Data outputs for a 48, 24, and 12-bit bus. | | |
| RCLK/ RD | V9 | Read Clock/ Read Strobe | INPUT 3.3V or 2.5V LVTTL | This is a dual function pin. If synchronous operation of the read port is selected, the rising edge of RCLK reads data from the sequential flow-control device when $\overline{\text{REN}}$ is enabled. If asynchronous operation of the read port is selected, a rising edge on RD reads data from the sequential flow-control device without the need of a free-running input read clock. | | |
| RCS | V12 | Read Chip Select | INPUT 3.3V or 2.5V LVTTL | Synchronous three-state control of the data outputs. Provides another means of controlling the data outputs synchronous to RCLK. Can be regarded as a second output enable signal. | | |
| REN | V10 | Read Enable | INPUT 3.3V 2.5V LVTTL | REN enables RCLK for reading data from the sequential flow-control device. If asynchronous mode is selected on the read port, this signal should be tied to GND. | | |
| SREN | V11 | Serial Read Enable | INPUT 3.3V or 2.5V LVTTL | When \overline{SREN} is brought LOW before the rising edge of SCLK, the contents of the \overline{PAE} and \overline{PAF} offset registers are copied to a serial shift register. While \overline{SREN} is maintained LOW, on each rising edge of SCLK, one bit of data is shifted out of this serial shift register through the SO output pin used only when JSEL = 0. | | |
| WRITE PC | ORT INTERF. | ACE | | | | |
| ASYW ⁽¹⁾ | T6 | Asynchronous Write Port | INPUT 3.3V or 2.5V LVTTL | A HIGH on this input during master reset will select synchronous write operation for the input port. A LOW will select asynchronous operation. If asynchronous is selected the device must operate in IDT Standard mode and the write enable must be tied to GND. | | |
| D[47:0] | See Pin No. table | Data Inputs | INPUT 3.3V or 2.5V LVTTL | Data inputs for a 48, 24, and 12-bit bus. | | |
| FF/IR | R12 | Full Flag/ Input Ready | OUTPUT 3.3V or 2.5V LVTTL | In IDT Standard mode, the FF function is selected. FF indicates whether or not the device memory is full. In FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the device memory. | | |
| PAF | T12 | Programmable Almost Full Flag | OUTPUT 3.3V or 2.5V LVTTL | boundary condition of the internal memory. PAF goes HIGH if the number of free location | | |
| SWEN | T11 | Serial Write Enable | INPUT 3.3V or 2.5V LVTTL | On each rising edge of SCLK when $\overline{\text{SWEN}}$ is LOW, data from the SI pin is serially loaded into the $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ registers used only when $\text{JSEL} = 0$. | | |

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

PIN DESCRIPTIONS (Continued)

| Symbol | Pin No. Location | Name | I/O TYPE | Description |
|--------------------------|----------------------|---|--------------------------------|---|
| WRITE PC | RT INTERF | ACE (Continued) | | |
| WCLK/WR | V8 | Write Clock/ Write Strobe | INPUT 3.3V or 2.5V LVTTL | This is a dual function pin. If synchronous operation of the write port is selected, the rising edge of WCLK writes data into the sequential flow-control device when \overline{WEN} is enabled. If asynchronous operation of the write port is selected, a rising edge on WR writes data into the sequential flow-control device without the need of a free-running input write clock. |
| WCS | Τ7 | Write Chip Select | INPUT 3.3V or 2.5V LVTTL | Synchronous three-state control of the data inputs. Provides a means of controlling the data inputs synchronous to WCLK. Typically used to avoid bus-contention when multiple devices are sharing the same input data bus. |
| WEN | V7 | Write Enable | INPUT 3.3V or 2.5V LVTTL | WEN enables WCLK for writing data into the sequential flow-control device. If asynchronous mode is selected on the write port, this signal should be tied to GND. |
| MEMORY | NTERFACE | | | |
| A[12:0] | See Pin No. table | Memory Address Bus | OUTPUT SSTL_2 | Output address bus to be connected to the input address bus of the external memory to provide row and column address. |
| BA[1:0] | BA1-B11 BA0-C11 | Memory Bank Address Input Bit | OUTPUT SSTL_2 | Address bits to be connected to the external memory's BA inputs to determine which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. |
| СК | C7 | Memory Clock | OUTPUT SSTL_2 | Clock output to be connected to the external memory's input clock. |
| CK | A7 | Memory Clock Inverted | OUTPUT SSTL_2 | Differential clock output to be connected to the external memory's differential input clock. |
| CAS | D12 | Memory Column Address Strobe | OUTPUT SSTL_2 | Output enable signal to be connected to the external memory's $\overline{\text{CAS}}$ pin to activate and deactivate the column address strobe. |
| DQ[63:0] | See Pin No. table | Memory Data Bus | Bi-Directional SSTL_2 | Input/output data bus for the external memory's data bus. |
| DQS[7:0] | See Pin No. table | Memory Data Strobe | Bi-Directional SSTL_2 | Input/output data strobe to be connected to the external memory's data strobe. |
| RAS | A12 | Memory Row Address Strobe | OUTPUT SSTL_2 | Output strobe signal to be connected to the external memory's $\overline{\text{RAS}}$ pin to activate and deactivate the row address strobe. |
| WE | A11 | Memory Write Enable | OUTPUT SSTL_2 | Output strobe signal to be connected to the external memory's $\overline{\text{WE}}$ pin to activate and deactivate the write address strobe. |
| CONTROL | AND FEAT | URE INTERFACE | | |
| BM[3:0] ⁽¹⁾ | See Pin No. table | Bus-Matching Bit | INPUT 3.3V or 2.5V LVTTL | Selects the bus width of the read and write ports. |
| FSEL[1:0] ⁽¹⁾ | FSEL1-P6 FSEL0-R6 | Flag Select Bit | INPUT 3.3V or 2.5V LVTTL | During master reset, these inputs will select one of four default values for the programmable flags \overrightarrow{PAE} and \overrightarrow{PAF} . The selected value will apply to both \overrightarrow{PAE} and \overrightarrow{PAF} offset. |
| FWFT ⁽¹⁾ | U7 | First Word Fall Through | INPUT 3.3V or 2.5V LVTTL | During master reset, a HIGH on this input selects FWFT timing mode. A LOW selects IDT Standard timing mode. |
| IDEM ⁽¹⁾ | R7 | IDT Standard Mode Depth Expansion Mode Select | INPUT 3.3V or 2.5V LVTTL | This select pin is used for depth expansion configuration in IDT Standard mode. If this pin is tied HIGH, then the $\overline{FF}/\overline{IR}$ signal will be inverted to provide a seamless depth expansion interface. If depth expansion in FWFT mode is desired, this pin should be tied to GND. If no depth expansion is used, this pin should be tied to GND. |
| IOSEL ⁽¹⁾ | P7 | I/O VDDQ Select | INPUT 3.3V or 2.5V LVTTL | This input determines whether the inputs and outputs will tolerate a 2.5V or 3.3V voltage signals. If IOSEL is HIGH, then all I/Os will be 2.5V tolerant. If IOSEL is LOW, then all I/Os will be 3.3V tolerant. See table 15, for a list of affected I/O signals. |

PIN DESCRIPTIONS (Continued)

| Symbol | Pin No. Location | Name | I/O TYPE | Description |
|-------------------------------|----------------------------------|--|---------------------------------|--|
| CONTROL | AND FEAT | URE INTERFACE (C | continued) | |
| JSEL ⁽¹⁾ | P11 | JTAG Select | INPUT 3.3V or 2.5V LVTTL | This pin selects whether the JTAG pins will be used for serial programming. If JSEL is HIGH, the JTAG pins will only be used for JTAG boundary-scan function. If JSEL is LOW, the JTAG function is disabled and the JTAG pins will be used for serial programming of the PAE/PAF offset registers. |
| MIC[2:0] ⁽¹⁾ | MIC2-U10 MIC1-R10 MIC0-P10 | Memory Configuration | INPUT 3.3V or 2.5V LVTTL | These signals enable the EDC feature of the device. See Table 8, MIC[2:0] Configurations for details. |
| MCLK | H1 | Master Clock | INPUT 3.3V or 2.5V LVTTL | 33MHz reference clock used to generate CK and $\overline{\text{CK}}$ for external memory interface. |
| MRS | V5 | Master Reset | INPUT 3.3V or 2.5V LVTTL | Master reset initializes the read and write pointers to zero and sets the output register to all zeros. All initialized settings for the device will be configured during master reset. |
| MSPEED ⁽¹⁾ | Т8 | Memory Speed | INPUT 3.3V or 2.5V LVTTL | This input select the speed of the external memory interfacing the sequential flow-control device. A LOW selects 133MHz, and HIGH selects 166MHz. |
| MTYPE ⁽¹⁾ [1:0] | MTYPE1-U8 MTYPE0-R8 | Memory Type [1:0] | INPUT 3.3V or 2.5V LVTTL | These inputs select which type of external memory is interfacing the sequential flow-control device. See Table 14 for the list of selectable memories. |
| PRS | U6 | Partial Reset | INPUT 3.3V or 2.5V LVTTL | Partial reset initializes the read and write pointers to zero and sets the output registers to all zeros. All existing configurations in the sequential flow-control device will not be affected. This includes the IDT Standard or FWFT mode timing, programmable flag settings, and bus width and data rate mode. |
| TCK/ SCLK | U11 | JTAG Clock/ Serial Clock | INPUT 3.3V or 2.5V LVTTL | This is a dual function pin. When the JSEL pin is HIGH, this is the clock input for JTAG boundary- scan function. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to TCK. Data from TMS and TDI are sampled on the rising edge of TCK and outputs change on the falling edge of TCK. When the JSEL pin is LOW, this is the serial clock input for writing and reading the PAE/PAF offset registers. On the rising edge of every SCLK when SWEN is LOW, one bit of data from the SI pin is shifted into the PAE and PAF offset registers. On the rising edge of each SCLK when SREN is LOW, one bit of data from the SO pin is shifted out of the PAE and PAF offset registers. If the JTAG or serial programming is not used this signal needs to be tied to GND. |
| TDI/SI | R11 | JTAG Test Data Input/ Serial Input | INPUT 3.3V or 2.5V LVTTL | This is a dual function pin. When the JSEL pin is HIGH, this is the JTAG test data input pin. One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data serially loaded via the TDI on the rising edge of TCK to the Instruction Register, ID Register and Bypass Register. When the JSEL pin is LOW, this is the serial input pin for the PAE/PAF offset registers. An internal pull-up resistor forces TDI/SI HIGH if left unconnected. |
| TDO/SO | P12 | JTAG Test Data Output/Serial Output | OUTPUT 3.3V or 2.5V LVTTL | This is a dual function pin. When the JSEL pin is HIGH, this is the JTAG test data output pin. One of four terminals required by IEEE Standard 1149.1-1990. During the JTAG boundary scan operation, test data serially loaded output via the TDO on the falling edge of TCK from either the Instruction Register, ID Register and Bypass Register. This output is high-impedance except when shifting, while in SHIFT-DR and SHIFT-IR controller states. When the JSEL pin is LOW, this is the serial data output pin for the PAE/PAF offset registers. |
| TMS | T10 | JTAG Mode Select | INPUT 3.3V or 2.5V LVTTL | TMS is a serial input pin. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its TAP controller states. An internal pull-up resistor forces TMS HIGH if left unconnected. |

NOTE: 1. These pins should not change after master reset.

Please see <u>next</u> page for Power & Ground pins and Pin Number Location Table.

PIN DESCRIPTIONS (Continued)

| Symbol | Pin No. Location | Name | I/O TYPE | Description | |
|--------|----------------------|---|----------|--|--|
| POWER | AND GROUND | SIGNALS | | | |
| Vcc | See Pin No. table | Core Vcc and Output voltage for DDR SDRAM | Power | The core power supply pins for the device as well as to the external DDR SDRAM. Needs to be connected to a +2.5V Vcc power plane. | |
| AVcc | B7, D7 | Internal PLL Vcc | Power | The power supply pins for the internal PLL of the device. Needs to be connected to a +2.5V supply rail. | |
| Vddq | See Pin No. table | Output rail voltage for I/Os | Power | This pin is used to provide power to the output drivers. The nominal values are 2.5V or 3.3V, depending on the state of the IOSEL pin. | |
| Vref | D16 | Reference Voltage | Power | This is a voltage reference input to the SDRAM and must be connected to VCC/2. | |
| GND | See Pin table | Ground Pin | Ground | The ground pins for the device that must be connected to the ground plane. | |
| AGND | E6, E7 | Ground pin for analog circuit | Ground | The ground pins for the analog circuitry in the device that must be connected to the plane. | |

PIN NUMBER LOCATION TABLE

| Symbol | Name | I/O TYPE | Pin Number |
|----------|---|---------------------------------|---|
| A[12:0] | Memory Address Bus | OUTPUT SSTL_2 | A12-D11, A11-C10, A10-B10, A9-A10, A8-D10, A7-D9, A6-C9, A5-A9, A4-B9, A3-D8, A2-C8, A1-A8, A0-B8 |
| BM[3:0] | Bus-Matching | INPUT 3.3V or 2.5V LVTTL | BM3-P9, BM2-R9, BM1-T9, BM0-U9 |
| D[47:0] | Data Inputs | INPUT 3.3V or 2.5V LVTTL | D47-V4, D46-U5, D45-R5, D44-V3, D43-U4, D42-U3, D41-T5, D40-T4, D39-T3, D38-R4, D37-T2, D36-T1, D35-R2, D34-R1, D33-R3, D32-P2, D31-P1, D30-P3, D29-P4, D28-P5, D27-N2, D26-N1, D25-N3, D24-N4, D23-N5, D22-M2, D21-M1, D20-M3, D19-M4, D18-M5, D17-L2, D16-L1, D15-L3, D14-L4, D13-L5, D12-K2, D11-K1, D10-K3, D9-K4, D8-K5, D7-J5, D6-J4, D5-J3, D4-J1, D3-J2, D2-H5, D1-H4, D0-H3 |
| DQ[63:0] | Memory Data Bus | Bi-Directional SSTL_2 | DQ63-H17, DQ62-G15, DQ61-G16, DQ60-G18, DQ59-F14, DQ58-F15, DQ57-F18, DQ56-F17, DQ55-F16, DQ54-E15, DQ53-E18, DQ52-E17, DQ51-D17, DQ50-C18, DQ49-C17, DQ48-E16, DQ47-C15, DQ46-D15, DQ45-C16, DQ44-B15, DQ43-D14, DQ42-E14, DQ41-C14, DQ40-A16, DQ39-B14, DQ38-A15, DQ37-C13, DQ36-A14, DQ35-A13, DQ34-C12, DQ33-D13, DQ32-B12, DQ31-H2, DQ30-G5, DQ29-G4, DQ28-G3, DQ27-G2, DQ26-F5, DQ25-F4, DQ24-F3, DQ23-F1, DQ22-F2, DQ21-E5, DQ20-E4, DQ19-E1, DQ18-E2, DQ17-D3, DQ16-D1, DQ15-D2, DQ14-C1, DQ13-C2, DQ12-C4, DQ11-C3, DQ10-A3, DQ9-B4, DQ8-A4, DQ7-D4, DQ6-C5, DQ5-B5, DQ4-A5, DQ3-C6, DQ2-B6, DQ1-A6, DQ0-D6, |
| DQS[7:0] | Memory Data Strobe | Bi-Directional SSTL_2 | DQS7-G17, DQS6-D18, DQS5-B16, DQS4-B13, DQS3-G1, DQS2-E3, DQS1-B3, DQS0-D5 |
| Q[47:0] | DataOutputs | Output 3.3V or 2.5V LVTTL | Q47-P13, Q46-R13, Q45-T13, Q44-V14, Q43-U14, Q42-R14, Q41-T14, Q40-V15, Q39-U15, Q38-V16, Q37-U16, Q36-T16, Q35-T15, Q34-R15, Q33-P15, Q32-P14, Q31-P16, Q30-R16, Q29-N15, Q28-M15, Q27-T17, Q26-R17, Q25-P17, Q24-T18, Q23-N14, Q22-R18, Q21-P18, Q20-N17, Q19-N16, Q18-N18, Q17-M18, Q16-M17, Q15-M16, Q14-L18, Q13-L15, Q12-K16, Q11- L16, Q10-L17, Q9-K18, Q8-K17, Q7-K15, Q6-J15, Q5-J16, Q4-J18, Q3-J17, Q2-H15, Q1-H16, Q0-H18 |
| Vcc | Core VCC & Output voltage for DDR SDRAM | Power | E(8-13), F(6-13), G(6,7,12-14), H6, J6, K6, L(6,7), M(6-8), N(6-11), P8 |
| Vddq | Output rail voltage for I/Os | Power | H(13,14), J(13,14), K(13,14), L(13,14), M(12-14), N(12,13) |
| GND | Ground Pin | Ground | A(1,2,17,18), B(1,2,17,18), G(8-11), H(7-12), J(7-12), K(7-12), L(8-12), M(9-11), U(1,2,17,18), V(1,2,17,18) |

DETAILED DESCRIPTIONS

SEQUENTIAL FLOW-CONTROL STRUCTURE

The IDT sequential flow-control (SFC) device is comprised of three interfaces: input port, output port, and memory interface. The input and output port can operate independently of each other with selectable bus widths of x12, x24, or x48 bits wide. The third interface, or memory interface, is connected directly to an external memory, which can be used to offload data entering the SFC device.

WRITING AND READING FROM THE SEQUENTIAL FLOW-CONTROL DEVICE

Writing into the SFC device is accomplished by setting the write enable signal (\overline{WEN}) and write chip select (\overline{WCS}) low with a free running write clock (WCLK). Data will be written on the rising edge of every WCLK into the Quad-Port (QP) cache of the SFC device. The internal state machine of the device will determine whether to send the data to the DDR SDRAM or send it directly through to the output bus, depending on when the data is to be accessed. This provides "data coherency" and minimizes the path that the data has to travel.

Reading from the SFC device is accomplished by setting the read enable signal ($\overline{\text{REN}}$) and read chip select ($\overline{\text{RCS}}$) low with a free running read clock (RCLK). Data will be sent to the output bus on the rising edge of every RCLK. This data will be accessed either from the QP cache or the external DDR SDRAM.

EXTERNAL MEMORY SELECTION

The DDR SDRAM interface of the SFC device can support DDR SDRAM with standard DDR I specifications. The SFC device can support any external memory within the following characteristics:

- Bus width: 16-bit or 32-bit wide
- Speed: 133MHz or 166MHz
- Density: 128Mb or 256Mb

Table 1 lists the DDR SDRAM minimum specifications that are required to meet the sequential flow-control device requirements. Table 2 lists the memory vendors and associated part numbers of DDR SDRAMs that have been validated by IDT to meet the requirements for the DDR SDRAM interface.

| | DDR SDRAM Minimum Specifications | | | | | | | | | |
|--------------|----------------------------------|-----------------------------|---------------------|---------------------|-------|--|--|--|--|--|
| Syı | mbol | Parameter | 16-bit DDR SDRAM | 32-bit DDR SDRAM | Units | | | | | |
| tск CL = 2.5 | | Clock cycle time | 6 | n/a | ns | | | | | |
| | CL = 3.0 | | n/a | 6 | | | | | | |
| tRFC | | Auto refresh command period | 75 | 63 | ns | | | | | |
| tRCD | CD Active to read/write delay | | 20 | n/a | ns | | | | | |
| tRP | | Precharge comman period | 20 | 18 | ns | | | | | |
| tWR | | Write recovery time | | 1.5 | ns | | | | | |
| trcdrd | | Active to read delay | n/a | 18 | ns | | | | | |
| trcdwr | | Active to write delay | n/a | 9 | ns | | | | | |

TABLE 1 – DDR SDRAM MINIMUM SPECIFICATIONS

NOTE:

1. These are the minimum specifications that the DDR SDRAM must meet.

TABLE 2 – SUPPORTED MEMORY VENDORS

| Density | Bus Width | Vendor | Part# |
|---------|-----------|----------|--|
| 128Mb | 32 | Samsung | K4D263238"X"-GC45 |
| 256Mb | 16 | Samsung | K4H561638"X"-TCLB3 K4H561638"X"-GCLB3 |
| 256Mb | 16 | Micron | MT46V16M16TG-6T MT46V16M16TG-75 |
| 256Mb | 16 | Infineon | HYB25D256160BTL-6 HYB25D256160BTL-7 |
| 256Mb | 32 | Samsung | K4D553238"X"-JC50 |

NOTES:

 The part numbers listed above include packages that are recommended and validated by IDT. Other packages (such as lead free PCB, FBGA, etc.) may also be used but have not been validated by IDT.

The letter "X" for Samsung memory part numbers denotes the latest die revision for that particular device. Check with Samsung for the latest updated part number.

IDT72T64802.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

EXTERNAL MEMORY CONFIGURATIONS

The DDR SDRAM interface of the sequential flow-control (SFC) device has a 64-bit output data bus that provides up to four (16-bit SDRAM) external DDR SDRAM connections. For multiple memory connections, they must be of the same density configuration and speed grade. For example, two device connected cannot consist of one 128Mb and one 256Mb memory nor two 128Mb with one at 100MHz and the other at 133MHz. Below is a summary of the possible configurations:

- One 16-bit device connecting a x16 interface to the DDR SDRAM
- One 32-bit device connecting a x32 interface to the DDR SDRAM

- Two 16-bit devices connecting a x32 interface to the DDR SDRAM
- Two 32-bit devices connecting a x36 interface to the DDR SDRAM
- Two 32-bit devices connecting a x64 interface to the DDR SDRAM
- Three 16-bit devices connecting a x36 interface to the DDR SDRAM
- Four 16-bit devices connecting a x64 interface to the DDR SDRAM

These various configurations determine the storage density of the SFC device. The storage density can range from a minimum of 128Mb to a maximum of 1Gb. Table 3 lists the possible ways to connect the DDR SDRAMs and the number of chipset solutions to obtain the various storage densities.

TABLE 3 – TOTAL POSSIBLE EXTERNAL MEMORY CONFIGURATIONS

| Two Chip Solution ⁽¹⁾ | Three Chip Solution ⁽¹⁾ | Four Chip Solution ⁽¹⁾ | Five Chip Solution ⁽¹⁾ |
|---|---|---|--|
| ⁽²⁾ Configuration 1, 2 | ⁽²⁾ Configurations 3, 4, 5 | ⁽²⁾ Configuration 6 | ⁽²⁾ Configuration 7 |
| 1 x128Mb [4M x 32] Total memory: 128Mb | 2 x 128Mb [4M x 32] Total memory: 256Mb | N/A | N/A |
| 1 x 256Mb [8M x 32] Total memory: 256Mb | 2 x 256Mb [8M x 32] Total memory: 512Mb | N/A | N/A |
| 1 x 128Mb [8M x 16] Total memory: 128Mb | 2 x 128Mb [8M x 16] Total memory: 256Mb | 3 x 128Mb [8M x 16] Total memory: 384Mb | 4 x 128Mb [8M x 16] Total memory: 512Mb |
| 1 x 256Mb [16M x 16] Total memory: 256Mb | 2 x 256Mb [16M x 16] Total memory: 512Mb | 3 x 256Mb [16M x 16] Total memory: 768Mb | 4 x 256Mb [16M x 16] Total memory: 1Gb |

NOTES:

1. The chip solution number includes the sequential flow-control device and external DDR SDRAM

2. See Figure 2a-2g for the 7 different configurations referenced in the table above.

IDT72T6480 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

CONNECTING THE DDR SDRAM

Below are the various chipset solution configurations available to the sequential flow-control device (see Figure 2a-2g). The external memory interface is designed to seamlessly connect one or more DDR SDRAMs. The output signal names should be connected directly to its corresponding input signal on the DDR SDRAM. There are three signals on the DDR SDRAM that must be tied to a static state. CKE, \overline{CS} , and DM. Table 4 outlines how to connect the many interface pins to the DDR SDRAM(s). Figure 3 and 4 are some examples of the memory interface connections for various density configurations. For information on DDR SDRAM layout recommendations, please see IDT application note AN-423.

DDR SDRAM: 128Mb [4Mb x 32] or 256Mb [8Mb x 32] Total Memory Density: 128Mb or 256Mb Useable Memory⁽²⁾: 108Mb or 252Mb



Figure 2a. Configuration 1 - Two Chip Solution

DDR SDRAM: 256Mb [16Mb x 16] Total Memory Density: 256Mb Useable Memory⁽²⁾: 216Mb




Figure 2b⁽¹⁾. Configuration 2 - Two Chip Solution

DDR SDRAM: 128Mb [4Mb x 32] or 256Mb [8Mb x 32] **Total Memory Density:** 256Mb or 512Mb **Useable Memory**⁽²⁾**:** 216Mb or 504Mb




Figure 2c. Configuration 3 - Three Chip Solution

NOTES:

- 1. 12-bit address bus for 8Mb x16
- 13-bit address bus for 16Mb x16
- 2. Refer to Total Available Memory Usage section for details.

DDR SDRAM: 128Mb [4Mb x 32] or 256Mb [8Mb x 32] **Total Memory Density:** 256Mb or 512Mb **Useable Memory**⁽²⁾: 108Mb or 252Mb




Figure 2d. Configuration 4 - Three Chip Solution




Figure 2e⁽¹⁾. Configuration 5 - Three Chip Solution

DDR SDRAM: 256Mb [16Mb x 16] Total Memory Density: 768Mb Useable Memory⁽²⁾: 567Mb 4 13 16 13 Data Bus 256Mb IDT 36 16 DDR SFC SDRAM Address Bus 13

Figure 2f⁽¹⁾. Configuration 6 - Four Chip Solution

DDR SDRAM: 256Mb [16Mb x 16] Total Memory Density: 1Gb Useable Memory⁽²⁾: 1008Mb Useable Memory⁽²⁾: 1008Mb Useable Memory⁽²⁾: 1008Mb Useable Memory⁽²⁾: 1008Mb

Figure 2g⁽¹⁾. Configuration 7 - Five Chip Solution

TABLE 4 – SFC TO DDR SDRAM INTERFACE CONNECTIONS




CONFIGURATION 1

| SFC Outputs | DDR SDRAM | |
|---|-------------------|--|
| DQ[31:0] | DQ[31:0] | |
| DQS[3:0] | DQS[3:0] | |
| A[11:0] | A[11:0] | |
| CK, CK | CK, CK | |
| RAS, CAS | RAS, CAS | |
| BA[1:0] | BA[1:0] | |
| WE | WE | |
| DDR SDRAM Hard wired pins | | |
| DDR SDRAM H | lard wired pins | |
| DDR SDRAM H CKE \rightarrow VCC | lard wired pins | |
| | lard wired pins | |
| $CKE \rightarrow VCC$ | | |
| $\frac{CKE}{CS} \rightarrow Vcc$ | D | |
| $\begin{array}{c} CKE \to Vcc \\ \overline{CS} \to GND \\ DM[3:0] \to GN \end{array}$ | D d pins | |
| $\begin{array}{l} CKE \rightarrow Vcc\\ \overline{CS} \rightarrow GND\\ DM[3:0] \rightarrow GN\\ \end{array}$ | D d pins | |




CONFIGURATION 2

| SFC Outputs | DDR SDRAM | | | |
|---|-------------------|--|--|--|
| DQ[15:0] | DQ[15:0] | | | |
| DQS0 | LDQS | | | |
| DQS1 | UDQS | | | |
| A[12:0] | A[12:0] | | | |
| CK, CK | CK, CK | | | |
| RAS, CAS | RAS, CAS | | | |
| BA[1:0] | BA[1:0] | | | |
| WE | WE | | | |
| DDR SDRAM H | lard wired pins | | | |
| $\begin{array}{l} \label{eq:cke} CKE \rightarrow Vcc\\ \hline CS \rightarrow GND\\ LDM \rightarrow GND\\ UDM \rightarrow GND \end{array}$ | | | | |
| SFC Hard wired pins | | | | |
| $DQ[63:16] \rightarrow VCC$ | | | | |
| $DQS[7:2] \rightarrow VCC$ | | | | |



CONFIGURATION 3


| SFC Outputs | DDR SDRAM #1 | DDR SDRAM #2 | | | | |
|---|---|---------------|--|--|--|--|
| DQ[31:0] | DQ[31:0] | | | | | |
| DQ[63:32] | | DQ[31:0] | | | | |
| DQS[3:0] | DQS[3:0] | | | | | |
| DQS[7:4] | | DQS[3:0] | | | | |
| A[11:0] | A[11:0] | A[11:0] | | | | |
| CK, CK | CK, CK | <u>CK, CK</u> | | | | |
| RAS, CAS | RAS, CAS | RAS, CAS | | | | |
| BA[1:0] | <u>BA[</u> 1:0] | BA[1:0] | | | | |
| WE | WE | WE | | | | |
| DDR SDRAM H | lard wired pins | | | | | |
| $CKE \rightarrow Vcc$ | | | | | | |
| $\overline{\text{CS}} \rightarrow \text{GND}$ | $\overline{\text{CS}} \rightarrow \text{GND}$ | | | | | |
| $DM[3:0] \rightarrow GND$ | | | | | | |
| SFC Hard wire | d pins | | | | | |
| $A12 \rightarrow VCC$ | | | | | | |




CONFIGURATION 4

| SFC Outputs | DDR SDRAM #1 | DDR SDRAM #2 | | | |
|---|---------------------------|----------------------------------|--|--|--|
| DQ[31:0] | DQ[31:0] | | | | |
| DQ[35:32] | | DQ[3:0] | | | |
| DQ[63:36] | | | | | |
| DQS[3:0] | DQS[3:0] | | | | |
| DQS[7:4] | | DQS[3:0] | | | |
| A[11:0] | A[11:0] | A[11:0] | | | |
| CK, CK | CK, CK | CK, CK | | | |
| RAS, CAS | RAS, CAS | $\overline{RAS}, \overline{CAS}$ | | | |
| BA[1:0] | BA[1:0] | BA[1:0] | | | |
| WE | WE | WE | | | |
| DDR SDRAM H | DDR SDRAM Hard wired pins | | | | |
| $CKE \rightarrow Vcc$ | | | | | |
| $\overline{\text{CS}} \rightarrow \text{GND}$ | | | | | |
| $DM[3:0] \rightarrow GND$ | | | | | |
| $DQ[31:4] \rightarrow Vcc$ | | | | | |
| SFC Hard wired pins | | | | | |
| $A12 \rightarrow Vcc$ | | | | | |

TABLE 4 – SFC TO DDR SDRAM INTERFACE CONNECTIONS(Continued)




| CONFIGURATION 5 | | | | | | |
|---|-----------------------------|--------------|--|--|--|--|
| SFC Outputs | DDR SDRAM #1 | DDR SDRAM #2 | | | | |
| DQ[15:0] | DQ[15:0] | | | | | |
| DQ[31:16] | | DQ[15:0] | | | | |
| DQS0 | LDQS | | | | | |
| DQS1 | UDQS | | | | | |
| DQS2 | | LDQS | | | | |
| DQS3 | | UDQS | | | | |
| A[12:0] | A[12:0] | A[12:0] | | | | |
| CK, CK | CK, CK | CK, CK | | | | |
| RAS, CAS | RAS, CAS | RAS, CAS | | | | |
| BA[1:0] | BA[1:0] | BA[1:0] | | | | |
| WE | WE | WE | | | | |
| DDR SDRAM H | lard wired pins | | | | | |
| $CKE \rightarrow Vcc$ | | | | | | |
| $\overline{\text{CS}} \rightarrow \text{GND}$ | | | | | | |
| $LDM \rightarrow GND$ | | | | | | |
| $UDM \rightarrow GND$ | | | | | | |
| SFC Hard wired pins | | | | | | |
| DQ[63:32] \rightarrow V | $DQ[63:32] \rightarrow Vcc$ | | | | | |
| $DQS[7:4] \to V(7)$ | 00 | | | | | |



| SFC Outputs | DDR SDRAM #1 | DDR SDRAM #2 | DDR SDRAM #3 | | |
|---|-----------------|----------------------------------|----------------------------------|--|--|
| DQ[15:0] | DQ[15:0] | | | | |
| DQ[31:16] | | DQ[15:0] | | | |
| DQ[35:32] | | | DQ[3:0] | | |
| DQS0 | LDQS | | | | |
| DQS1 | UDQS | | | | |
| DQS2 | | LDQS | | | |
| DQS3 | | UDQS | | | |
| DQS4 | | | LDQS | | |
| DQS5 | | | UDQS | | |
| A[12:0] | A[12:0] | A[12:0] | A[12:0] | | |
| CK, CK | CK, <u>CK</u> | CK, CK | CK, <u>CK</u> | | |
| RAS, CAS | RAS, CAS | $\overline{RAS}, \overline{CAS}$ | $\overline{RAS}, \overline{CAS}$ | | |
| BA[1:0] | BA[1:0] | BA[1:0] | BA[1:0] | | |
| WE | WE | WE | WE | | |
| DDR SDRAM H | lard wired pins | | | | |
| $CKE \rightarrow Vcc$ | | | | | |
| $\overline{\text{CS}} \rightarrow \text{GND}$ | | | | | |
| $LDM \rightarrow GND$ | | | | | |
| $UDM \rightarrow GND$ | | | | | |
| $DQ[15:4] \rightarrow VCC$ | | | | | |
| SFC Hard wired pins | | | | | |
| $DQ[63:36] \rightarrow Vcc$ | | | | | |
| $DQS[7:6] \rightarrow Vc$ | 00 | | | | |

CONFIGURATION 6

TABLE 4 – SFC TO DDR SDRAM INTERFACE CONNECTIONS(Continued)



CONFIGURATION 7

| SFC Outputs | DDR SDRAM #1 | DDR SDRAM #2 | DDR SDRAM #3 | DDR SDRAM #4 |
|---------------------------------|-----------------|--------------|--------------|--------------|
| DQ[15:0] | DQ[15:0] | | | |
| DQ[31:16] | | DQ[15:0] | | |
| DQ[47:32] | | | DQ[15:0] | |
| DQ[63:48] | | | | DQ[15:0] |
| DQS0 | LDQS | | | |
| DQS1 | UDQS | | | |
| DQS2 | | LDQS | | |
| DQS3 | | UDQS | | |
| DQS4 | | | LDQS | |
| DQS5 | | | UDQS | |
| DQS6 | | | | LDQS |
| DQS7 | | | | UDQS |
| A[12:0] | A[12:0] | A[12:0] | A[12:0] | A[12:0] |
| CK, CK | CK, CK | CK, CK | CK, CK | CK, CK |
| RAS, CAS | RAS, CAS | RAS, CAS | RAS, CAS | RAS, CAS |
| BA[1:0] | BA[1:0] | BA[1:0] | BA[1:0] | BA[1:0] |
| WE | WE | WE | WE | WE |
| DDR SDRAM H | lard wired pins | | | |
| $CKE \rightarrow Vcc$ | | | | |
| $\overline{CS} \rightarrow GND$ | | | | |
| $LDM \rightarrow GND$ | | | | |
| $UDM \rightarrow GND$ | | | | |

IDT72T64802.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION




Figure 3. Memory Interface Connection (Single Chip)




Figure 4. Memory Interface Connection (Two Chip)

IDT72T64802.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

TOTAL AVAILABLE MEMORY USAGE

The sequential flow-control (SFC) is designed to efficiently use as much of the DDR SDRAM memory as possible, but due to the discontinuity between the SFC bus width (x48) and the DDR SDRAM interface (x16 or x32), some columns in a row of the SDRAM will not be used. As a result, the total usable memory will be slightly less than the total available memory in the SDRAM. Table 5 outlines the total usable memory for the various configurations depending on

whether or not the Error Detection and Correction (EDC) feature is selected. If the EDC feature is selected, 8 syndrome bits will be generated per every 64 bits of data. Therefore every third write burst to the SDRAM will send out the 8 syndrome bits, resulting in 24 unused bits in the column. Therefore, using the EDC feature, there will be significantly less usable memory of data storage. The EDC function is described in the Error Detection and Correction section of this datasheet.

TABLE 5 – TOTAL USEABLE MEMORY BASED ON VARIOUS CONFIGURATIONS

| | Total DDR SDRAM Density | Total Usable Memory (EDC off) | Total Usable Memory (EDC on) |
|-----------------|----------------------------|----------------------------------|---------------------------------|
| Configuration 1 | | | |
| 1 x [4Mb x 32] | 128Mb | 108Mb | 72Mb |
| 1 x [8Mb x 32] | 256Mb | 252Mb | 144Mb |
| Configuration 2 | | | |
| 1 x [16Mb x 16] | 256Mb | 216Mb | 144Mb |
| Configuration 3 | | | |
| 2 x [4Mb x 32] | 256Mb | 216Mb | 144Mb |
| 2 x [8Mb x 32] | 512Mb | 504Mb | 288Mb |
| Configuration 4 | | | |
| 2 x [4Mb x 32] | 256Mb | 122Mb | 108Mb |
| 2 x [8Mb x 32] | 512Mb | 284Mb | 252Mb |
| Configuration 5 | | | |
| 2 x [8Mb x 16] | 256Mb | 252Mb | 144Mb |
| Configuration 6 | | | |
| 3 x [8Mb x 16] | 384Mb | 284Mb | 252Mb |
| 3 x [16Mb x 16] | 768Mb | 567Mb | 504Mb |
| Configuration 7 | | | |
| 4 x [16Mb x 16] | 1Gb | 1008Mb | 576Mb |

IDT72T6480 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MAXIMUM I/O OPERATING FREQUENCY

The sequential flow-control (SFC) device is designed to operate at the maximum frequency of 133MHz. There are certain configurations however, that can increase or decrease the maximum frequency of the input and output ports. In some configurations (e.g. x24 I/O width), the I/O speeds can run up to

166MHz. The main factors that determine the usable memory are the I/O buswidth of the SFC, the density and number of DDR SDRAMs connected, and whether or not EDC is used. Tables 6 and 7 lists the maximum frequency for the input and output ports of the SFC based on the various configurations.

TABLE 6 - IDT72T6480 MAXIMUM FREQUENCYBASED ON 166MHz DDR SDRAM

| | Bus-Width x48 | | Bus-Width x24 | | Bus-Width x12 | |
|-----------------|---------------|---------|---------------|---------|---------------|---------|
| | EDC On | EDC Off | EDC On | EDC Off | EDC On | EDC Off |
| Configuration 1 | 50MHz | 66MHz | 100MHz | 133MHz | 166MHz | 166MHz |
| Configuration 2 | 33MHz | 33MHz | 66MHz | 66MHz | 133MHz | 133MHz |
| Configuration 3 | 100MHz | 133MHz | 166MHz | 166MHz | 166MHz | 166MHz |
| Configuration 4 | 66MHz | 66MHz | 133MHz | 133MHz | 166MHz | 166MHz |
| Configuration 5 | 50MHz | 66MHz | 100MHz | 133MHz | 166MHz | 166MHz |
| Configuration 6 | 66MHz | 66MHz | 133MHz | 133MHz | 166MHz | 166MHz |
| Configuration 7 | 100MHz | 133MHz | 166MHz | 166MHz | 166MHz | 166MHz |

TABLE 7 – IDT72T6480 MAXIMUM FREQUENCY BASED ON 133MHz DDR SDRAM

| | Bus-Width x48 | | Bus-Width x24 | | Bus-Width x12 | |
|-----------------|---------------|---------|---------------|---------|---------------|---------|
| | EDC On | EDC Off | EDC On | EDC Off | EDC On | EDC Off |
| Configuration 1 | 33MHz | 50MHz | 66MHz | 100MHz | 133MHz | 166MHz |
| Configuration 2 | 25MHz | 25MHz | 50MHz | 66MHz | 100MHz | 133MHz |
| Configuration 3 | 66MHz | 100MHz | 133MHz | 166MHz | 166MHz | 166MHz |
| Configuration 4 | 50MHz | 50MHz | 100MHz | 100MHz | 166MHz | 166MHz |
| Configuration 5 | 33MHz | 50MHz | 66MHz | 100MHz | 133MHz | 166MHz |
| Configuration 6 | 50MHz | 50MHz | 100MHz | 100MHz | 166MHz | 166MHz |
| Configuration 7 | 66MHz | 100MHz | 133MHz | 166MHz | 166MHz | 166MHz |

IDT72T64802.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

ERROR DETECTION AND CORRECTION

The Error Detection and Correction (EDC) feature is available to ensure data integrity between the DDR SDRAM interface and the SFC. The EDC corrects all single bit hard and soft errors that are accessed from the DDR SDRAM. Multiple bit errors are not detected nor corrected.

The EDC logic blocks consist of a check bit generator and error detection correction logic. When the EDC is enabled, the check bit generator will generate 8 syndrome bits on the 8-byte boundary. The 8 syndrome bits are written into the DDR SDRAM along with the data. The SFC will burst write two cycles for data, and one cycle for syndrome bits. In order to minimize overhead and

increase throughput, not all memory in the DDR SDRAM is utilized. Table 5 lists the total usable memory for all 7 configurations when the EDC is enabled.

When a read operation is performed, the syndrome bits will be transferred to the error detection correction logic block and decoded to determine whether there are any single bit errors on the data. Single bit errors will be corrected and data is passed through to the QP cache.

The EDC is enabled using the MIC[2:0] pins. When the EDC is enabled, the dynamics of the total usable memory in the DDR SDRAM and the SFC operating speed will vary, listed in Tables 6 and 7. Table 8 shows how to enable the EDC feature for the 7 configurations

| | EDC Off | EDC On |
|-----------------|-----------------|-----------------|
| Configuration 1 | MIC [2:0] = 000 | MIC [2:0] = 010 |
| Configuration 2 | MIC [2:0] = 001 | MIC [2:0] = 011 |
| Configuration 3 | MIC [2:0] = 111 | MIC [2:0] = 101 |
| Configuration 4 | MIC [2:0] = 100 | MIC [2:0] = 110 |
| Configuration 5 | MIC [2:0] = 000 | MIC [2:0] = 010 |
| Configuration 6 | MIC [2:0] = 100 | MIC [2:0] = 110 |
| Configuration 7 | MIC [2:0] = 111 | MIC [2:0] = 101 |

TABLE 8 – MIC[2:0] CONFIGURATIONS

IDT72T6480 2.5V, SEQUENTIAL FLOW-CONTROL DEVICE x12, x24, x48 BIT WIDE CONFIGURATION

SETTING THE MEMORY INTERFACE SIGNALS

The configurations listed in Figure 2a-2g can be programmed into the sequential flow-control device by using the MIC[2:0], MTYPE[1:0], and

MSPEED. For information about these signals, please refer to the Signal Description section. Table 9 is a list that shows the settings for the different configurations.

TABLE 9 – MEMORY CONFIGURATIONS SETTINGS

| | MIC[2:0] | MTYPE[1:0] | MSPEED |
|-----------------|-------------------------------|------------------------------------|--------------------------|
| Configuration 1 | 000 - EDC Off 010 - EDC On | 00 - (4Mb x 32) 10 - (8Mb x 32) | 0 - 133MHz 1 - 166MHz |
| | | 10 - (OIVID X 32) | |
| Configuration 2 | 001 - EDC Off | — | 0 - 133MHz |
| | 011 - EDC On | 11 - (16Mb x 16) | 1 - 166MHz |
| Configuration 3 | 111 - EDC Off | 00 - (4Mb x 32) | 0 - 133MHz |
| _ | 101 - EDC On | 10 - (8Mb x 32) | 1 - 166MHz |
| Configuration 4 | 110 - EDC Off | 00 - (4Mb x 32) | 0 - 133MHz |
| | 100 - EDC On | 10 - (8Mb x 32) | 1 - 166MHz |
| Configuration 5 | 000 - EDC Off | — | 0 - 133MHz |
| | 010 - EDC On | 11 - (16Mb x 16) | 1 - 166MHz |
| Configuration 6 | 110 - EDC Off | — | 0 - 133MHz |
| | 100 - EDC On | 11 - (16Mb x 16) | 1 -166MHz |
| Configuration 7 | 111 - EDC Off | — | 0 - 133MHz |
| | 101 - EDC On | 11 - (16Mb x 16) | 1 - 166MHz |

TABLE 10 – DEVICE CONFIGURATION

| Signal Pins | Static State | Configuration |
|-------------|----------------------|---|
| ASYR | 0 1 | Read port configured in asynchronous mode Read port configured in synchronous mode |
| ASYW | 0 1 | Write port configured in asynchronous mode Write port configured in synchronous mode |
| BM[3:0] | — | See Table 13 - Bus-Matching Configurations |
| FSEL[1:0] | 00 01 10 11 | Programmable flag register offset value = 127 Programmable flag register offset value = 1,023 Programmable flag register offset value = 4,095 Programmable flag register offset value = 16,383 |
| FWFT | 0 1 | IDT Standard mode FWFT mode |
| IDEM | 0 1 | Depth expansion in FWFT mode Depth expansion in IDT Standard mode |
| IOSEL | 0 1 | I/O voltage set to 3.3V levels I/O voltage set to 2.5V levels |
| JSEL | 0 1 | JTAG function is disabled JTAG function is enabled |
| MIC[2:0] | _ | See Table 8 - MIC[2:0] Configurations for description |
| MSPEED | 0 1 | External memory interface clocks set to 133MHz External memory interface clocks set to 166MHz |
| MTYPE[1:0] | 00 01 10 11 | External memory configuration is: 4M x 32 Not used External memory configuration is: 8M x 32 External memory configuration is: 16M x 16 |

TABLE11–DEFAULT PROGRAMMABLE FLAG OFFSETS

| FSEL1 | FSEL0 | Offset n,m |
|-------|-------|------------|
| 0 | 0 | 127 |
| 0 | 1 | 1,023 |
| 1 | 0 | 4,095 |
| 1 | 1 | 16,383 |

FUNCTIONAL DESCRIPTIONS

MASTER RESET AND DEVICE CONFIGURATION

During master reset the sequential flow-control configuration and settings are determined, this includes the following:

- 1. Synchronous or Asynchronous read and write port operation
- 2. Bus-width configuration
- 3. Default offset register values
- 4. IDT standard or first word fall through (FWFT) timing mode
- 5. Depth expansion in IDT standard or FWFT mode
- 6. I/O voltage set to 2.5V or 3.3V levels
- 7. JTAG function enabled or disabled
- 8. Configuration of the external memory interface

The state of the configuration inputs during master reset will determine which of the above modes are selected. A master reset comprises of pulsing the MRS input pin from high to low for a period of time (tRs) with the configuration inputs held in their respective states. Table 10, Device Configuration summarizes the configuration modes available during master reset. These signals are described in detail in the signal description section.

PROGRAMMABLE ALMOST EMPTY/ALMOST FULL FLAGS

The SFC has a set of programmable flags ($\overrightarrow{PAE}/\overrightarrow{PAF}$) that can be used as an early indicator for the empty and full boundary conditions. These flags have an offset value (n, m) that will determine the almost empty and almost full boundary conditions. There are four default offset values selectable during master reset, these values are shown in Table 11, Default Programmable Flag Offsets.

Offset values can also be programmed using the serial programming pins (SCLK, SI, and SWEN). The SFC has two internal offset registers that are used to store the specific offset value, one for the PAE and one for the PAF. The total number of bits (shown in Table 12, Number of Bits Required for Offset Registers) must be completely programmed to the offset registers. The serial programming sequence begins by writing data into the PAE register followed by the PAF register. See Figure 29, *Serial Loading of Programmable Flag Registers* for the associated timing diagram. The total number of bits required to program the offset registers will vary depending on the type of configuration that is shown in Figure 2a-2g, the bus-width selected, and whether EDC is used.

The values of n, m are used such that the \overrightarrow{PAE} will become active (LOW) when there are at least one to n words written in the device. Similarly \overrightarrow{PAF} will become active (LOW) when there are at least D-M words or more in the device, where D is the density of the SFC.

TABLE 12–NUMBER OF BITS REQUIRED FOR OFFSET REGISTERS

| Write Port Bus-Width | x48 | | x24 | | x12 | |
|-------------------------|--------|---------|--------|---------|--------|---------|
| | EDC On | EDC Off | EDC On | EDC Off | EDC On | EDC Off |
| Configuration 1 (128Mb) | 21 | 22 | 22 | 23 | 23 | 24 |
| Configuration 1 (256Mb) | 22 | 23 | 23 | 24 | 24 | 25 |
| Configuration 2 (256Mb) | 22 | 23 | 23 | 24 | 24 | 25 |
| Configuration 3 (256Mb) | 22 | 23 | 23 | 24 | 24 | 25 |
| Configuration 3 (512Mb) | 23 | 24 | 24 | 25 | 25 | 26 |
| Configuration 4 (256Mb) | 22 | 22 | 23 | 23 | 24 | 24 |
| Configuration 4 (512Mb) | 23 | 23 | 24 | 24 | 25 | 25 |
| Configuration 5 (512Mb) | 23 | 24 | 24 | 25 | 25 | 26 |
| Configuration 6 (768Mb) | 24 | 24 | 25 | 25 | 26 | 26 |
| Configuration 7 (1Gb) | 24 | 25 | 25 | 26 | 26 | 27 |

SIGNAL DESCRIPTIONS INPUTS

DATA INPUTS (Do - D47)

Data inputs for 48-bit wide data (D0 - D47), data inputs for 24-bit wide data (D0 - D23) or data inputs for 12-bit wide data (D0 - D11).

CONTROLS

MASTER RESET (MRS)

A Master Reset is accomplished whenever the MRS input is toggled LOW then HIGH. This operation sets the internal read and write pointers to the first location of the RAM array. PAE will go LOW, PAF will go HIGH.

If FWFT is LOW during Master Reset then the IDT Standard mode, along with \overline{EF} and \overline{FF} are selected. \overline{EF} will go LOW and \overline{FF} will go HIGH. If FWFT is HIGH, then the First Word Fall Through mode (FWFT), along with \overline{IR} and \overline{OR} , are selected. \overline{OR} will go HIGH and \overline{IR} will go LOW.

All configuration control signals must be set prior to the LOW to HIGH transition of $\overline{\text{MRS}}.$

During a Master Reset, the output register is initialized to all zeroes. A Master Reset is required after power up, before a write operation can take place. MRS is an asynchronous function.

See Figure 6, Master Reset and Initialization, for the relevant timing diagram.

PARTIAL RESET (PRS)

A Partial Reset is accomplished whenever the PRS input is toggled LOW then HIGH. As in the case of the Master Reset, the internal read and write pointers are set to the first location of the RAM array, PAE goes LOW, and PAF goes HIGH.

Whichever mode is active at the time of Partial Reset, IDT Standard mode or First Word Fall Through, that mode will remain selected. If the IDT Standard mode is active, then \overline{FF} will go HIGH and \overline{EF} will go LOW. If the First Word Fall Through mode is active, then \overline{OR} will go HIGH, and \overline{IR} will go LOW.

Following Partial Reset, all values held in the offset registers remain unchanged. The output register is initialized to all zeroes. PRS is asynchronous.

A Partial Reset is useful for resetting the device during the course of operation, when reprogramming programmable flag offset settings may not be convenient.

See Figure 7, Partial Reset, for the relevant timing diagram.

ASYNCHRONOUS WRITE (ASYW)

The write port can be configured for either synchronous or asynchronous mode of operation. If during Master Reset the $\overline{\text{ASYW}}$ input is LOW, then asynchronous operation of the write port will be selected. During asynchronous operation of the write port the WCLK input becomes WR input, this is the asynchronous write strobe input. A rising edge on WR will write data present on the data inputs into the sequential flow-control device (SFC). (WEN must be LOW when using the write port in asynchronous mode).

When the write port is configured for asynchronous operation the device must be operating on IDT standard mode, FWFT mode is not permissable. The full flag (FF) and programmable almost full flag (PAF) operates in an asynchronous manner, that is, the full flag and PAF flag will be updated based in both a write operation and read operation. Note, if asynchronous mode is selected, FWFT is not permissible. Refer to Figure 24, *Asynchronous Write and* PAE flag – IDT *Standard mode* and Figure 25, *Asynchronous Write and* PAF flag – IDT *Standard mode* for relevant timing and operational waveforms.

ASYNCHRONOUS READ (ASYR)

The read port can be configured for either synchronous or asynchronous mode of operation. If during a Master Reset the $\overline{\text{ASYR}}$ input is LOW, then

asynchronous operation of the read port will be selected. During asynchronous operation of the read port the RCLK input becomes RD input, this is the asynchronous read strobe input. A rising edge on RD will read data from the SFC via the output register and data output port. (REN must be tied LOW during asynchronous operation of the read port).

The $\overline{\text{OE}}$ input provides three-state control of the Qn output bus, in an asynchronous manner.

When the read port is configured for asynchronous operation the device must be operating on IDT standard mode, FWFT mode is not permissible if the read port is asynchronous. The Empty Flag (ĒF) and programmable almost empty flag (PAF) operates in an asynchronous manner, that is, the empty flag and PAE will be updated based on both a read operation and a write operation. Refer to Figure 23, *Asynchronous Read and* **PAF** *flag*–*IDT Standard mode*, Figure 26, *Asynchronous Empty Boundary* – *IDT Standard mode*, Figure 27, *Asynchronous Full Boundary* – *IDT Standard mode*, and Figure 28, *Asynchronous Read and* **PAE** *flag*–*IDT Standard mode*, for relevant timing and operational waveforms.

FIRST WORD FALL THROUGH (FWFT)

During Master Reset, the state of the FWFT input determines whether the device will operate in IDT standard mode or First Word Fall Through (FWFT) mode.

If, at the time of Master Reset, FWFT is LOW, then IDT Standard mode will be selected. This mode uses the Empty Flag (\overline{EF}) to indicate whether or not there are any words present in the SFC. It also uses the Full Flag function (\overline{FF}) to indicate whether or not the SFC has any free space for writing. In IDT Standard mode, every word read from the SFC, including the first, must be requested using the Read Enable (\overline{REN}) and RCLK.

If, at the time of Master Reset, FWFT is HIGH, then FWFT mode will be selected. This mode uses Output Ready (\overline{OR}) to indicate whether or not there is valid data at the data outputs (Qn). It also uses Input Ready (\overline{IR}) to indicate whether or not the SFC has any free space for writing. In the FWFT mode, the first word written to an empty SFC goes directly to Qn after three RCLK rising edges, $\overline{REN} = LOW$ is not necessary. Subsequent words must be accessed using the Read Enable (\overline{REN}) and RCLK.

WRITE STROBE AND WRITE CLOCK (WR/WCLK)

If synchronous operation of the write port has been selected via ASYW, this input behaves as WCLK.

A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met with respect to the LOW-to-HIGH transition of the WCLK. It is permissible to stop the WCLK. Note that while WCLK is idle, the $\overline{FF}/\overline{IR}$, and \overline{PAF} flags will not be updated. The Write and Read Clocks can either be independent or coincident.

If asynchronous operation has been selected this input is WR (write strobe). Data is asynchronously written into the SFC via the Dn inputs whenever there is a rising edge on WR. In this mode the WEN input must be LOW.

WRITE ENABLE (WEN)

When the WEN input is LOW, data may be loaded into the SFC on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is HIGH, no new data is written in the SFC.

To prevent data overflow in the IDT Standard mode, \overline{FF} will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{FF} will go HIGH allowing a write to occur. The \overline{FF} is updated by two WCLK cycles + tskew after the RCLK cycle.

To prevent data overflow in the FWFT mode, \overline{IR} will go HIGH, inhibiting further write operations. Upon the completion of a valid read cycle, \overline{IR} will go LOW allowing a write to occur. The \overline{IR} flag is updated by two WCLK cycles + tskew after the valid RCLK cycle.

WEN is ignored when the SFC is full in either FWFT or IDT Standard mode. If asynchronous operation of the write port has been selected, then WEN must be held active.

READ STROBE AND READ CLOCK (RD/RCLK)

If synchronous operation of the read port has been selected via ASYR, this input behaves as RCLK. A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop the RCLK. Note that while RCLK is idle, the EF/OR and PAE flags will not be updated. The Write and Read Clocks can be independent or coincident.

If asynchronous operation has been selected this input is RD (Read Strobe). Data is asynchronously read from the SFC whenever there is a rising edge on RD. In this mode the REN and RCS inputs must be tied LOW. The OE input is used to provide asynchronous control of the three-state Qn outputs.

WRITE CHIP SELECT (WCS)

The \overline{WCS} disables all Write data operations (data only) if it is held HIGH. To perform normal operations on the write port, the \overline{WCS} must be enabled, held LOW.

READ ENABLE (REN)

When Read Enable is LOW, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle if the device is not empty.

When the $\overline{\text{REN}}$ input is HIGH, the output register holds the previous data and then no new data is loaded into the output register. The data outputs Q0-Qn maintain the previous data value.

In the IDT Standard mode, every word accessed at Qn, including the first word written to an empty cache, must be requested using \overline{REN} provided that \overline{RCS} is LOW. When the last word has been read from the SFC, the Empty Flag (\overline{EF}) will go LOW, inhibiting further read operations. \overline{REN} is ignored when the SFC is empty. Once a write is performed, \overline{EF} will go HIGH allowing a read to occur. The \overline{EF} flag is updated by two RCLK cycles + tskEw after the valid WCLK cycle. Both \overline{RCS} and \overline{REN} must be active, LOW for data to be read out on the rising edge of RCLK.

In the FWFT mode, the first word written to an empty SFC automatically goes to the outputs Qn, on the third valid LOW-to-HIGH transition of RCLK + tSKEW after the first write. REN and RCS do not need to be asserted LOW for the First Word to fall through to the output register. In order to access all other words, a read must be executed using REN and RCS. The RCLK LOW-to-HIGH transition after the last word has been read from the SFC, Output Ready (\overline{OR}) will go HIGH with a true read (RCLK with REN = LOW; RCS = LOW), inhibiting further read operations. REN is ignored when the SFC is empty.

If asynchronous operation of the Read port has been selected, then REN must be held active, (LOW).

OUTPUT ENABLE (OE)

When Output Enable is enabled (LOW), the parallel output buffers receive data from the output register. When \overline{OE} is HIGH, the output data bus (Qn) goes into a high impedance state. During Master or a Partial Reset the \overline{OE} is the only input that can place the output bus Qn, into High-Impedance. During Reset the \overline{RCS} input can be HIGH or LOW, it has no effect on the Qn outputs.

READ CHIP SELECT (RCS)

The Read Chip Select input provides synchronous control of the Read output port. When $\overline{\text{RCS}}$ goes LOW, the next rising edge of RCLK causes the Qn outputs to go to the Low-Impedance state. When $\overline{\text{RCS}}$ goes HIGH, the next RCLK rising edge causes the Qn outputs to return to HIGHZ. During a Master or Partial Reset the $\overline{\text{RCS}}$ input has no effect on the Qn outputs. $\overline{\text{OE}}$ is the only input that provides High-Impedance control of the Qn outputs. If $\overline{\text{OE}}$ is LOW the Qn data outputs will be Low-Impedance regardless of $\overline{\text{RCS}}$ until the first rising edge of RCLK after a Reset is complete. Then if $\overline{\text{RCS}}$ is HIGH the data outputs will go to High-Impedance.

The $\overline{\text{RCS}}$ input does not effect the operation of the flags. For example, when the first word is written to an empty SFC, the $\overline{\text{EF}}$ will still go from LOW to HIGH based on a rising edge of RCLK, regardless of the state of the $\overline{\text{RCS}}$ input.

Also, when operating the SFC in FWFT mode the first word written to an empty SFC will still be clocked through to the output register based on RCLK, regardless of the state of RCS. For this reason the user must take care when a data word is written to an empty SFC in FWFT mode. If RCS is disabled when an empty SFC is written into, the first word will fall through to the output register, but will not be available on the Qn outputs which are in HIGH-Z. The user must take RCS active LOW to access this first word, place the output bus in LOW-Z. REN must remain disabled HIGH for at least one cycle after RCS has gone LOW. A rising edge of RCLK with RCS and REN active LOW, will read out the next word. Care must be taken so as not to lose the first word written to an empty SFC when RCS is HIGH. See Figure 15 for *Read Chip Select*. If asynchronous operation of the Read port has been selected, then RCS must be held active, (tied LOW). OE provides three-state control of Qn.

BUS-MATCHING (BM[3:0])

These pins are used to define the input and output bus widths. During Master Reset, the state of these pins is used to configure the device bus sizes. All flags will operate on the word/byte size boundary as defined by the selection of bus width. See Figures 17-20 for *Bus-Matching Configurations*. See Table 13, Bus-Matching Configurations for the available configurations.

| BM3 | BM2 | BM1 | BM0 | Read Bus Width | Write Bus Width |
|-----|-----|-----|-----|-------------------|--------------------|
| 1 | 0 | 0 | 0 | x48 | x48 |
| 1 | 0 | 0 | 1 | x24 | x48 |
| 1 | 1 | 0 | 1 | x12 | x48 |
| 1 | 0 | 1 | 1 | x48 | x24 |
| 1 | 1 | 1 | 1 | x48 | x12 |
| 0 | 0 | 0 | 1 | x24 | x24 |
| 0 | 1 | 0 | 1 | x12 | x24 |
| 0 | 0 | 1 | 1 | x24 | x12 |
| 0 | 1 | 1 | 1 | x12 | x12 |

TABLE 13 – BUS-MATCHINGS

FLAG SELECT (FSEL[1:0])

During master reset, these inputs will select one of four default values for the programmable flags \overrightarrow{PAE} and \overrightarrow{PAF} . The selected value (listed in Table 14 - MTYPE[1:0] Configurations) will apply to both \overrightarrow{PAE} and \overrightarrow{PAF} offset.

MEMORY CONFIGURATION (MIC[2:0])

These signals enable the EDC feature of the device. See Table 8, ${\rm MIC}[2:0]$ Configurations for more information.

MEMORY SPEED (MSPEED)

This pin is used to determine the memory interface clock speed (CK and \overline{CK}) for the external memory used. If MSPEED is HIGH, external memory CK and \overline{CK} will be operating at 166MHz. If MSPEED is LOW, then the external memory CK and \overline{CK} will be operating at 133MHz.

MASTER CLOCK (MCLK)

33 MHz reference clock used to generate CK and $\overline{\text{CK}}$ for external memory interface.

MEMORY TYPE (MTYPE[1:0])

These signals select the density configuration of the external DDR SDRAM used. See Table 14, MTYPE[1:0] Configurations for selection of the memory density configuration.

TABLE14-MTYPE[1:0]CONFIGURATIONS

| | Density Configurations | | | | | |
|--------|------------------------|---------|----------|----------|--|--|
| | 4M x 32 | 8M x 32 | Reserved | 16M x 16 | | |
| MTYPE0 | 0 | 0 | 1 | 1 | | |
| MTYPE1 | 0 | 1 | 0 | 1 | | |

DEPTH EXPANSION MODE SELECT (IDEM)

This select pin is used for depth expansion configuration in IDT Standard mode. If this pin is tied HIGH, then the $\overline{FF}/\overline{IR}$ signal will be inverted to provide a seamless depth expansion interface. If this pin is tied LOW, the depth expansion in IDT Standard mode will be deactivated. For details on depth expansion configuration, see Figure 34, *Depth Expansion Configuration in IDT Standard Mode* and Figure 35, *Depth Expansion Configuration in FWFT Mode*.

SERIAL READ ENABLE (SREN)

The serial read enable input is an enable used for reading the value of the programmable offset registers. By setting the JSEL pin to LOW, the serial data output (SO) and serial clock (SCLK) signals can be used with SREN to program the offset registers. When SREN is LOW, data at the SO can be read from the offset register, one bit for each LOW-to-HIGH transition of SCLK. When serial read enable is HIGH, the reading of the offset registers will stop. SREN must be kept LOW in order to read the entire contents of the scan out register. If at any point SREN is toggled HIGH, the read pointer of the offset registers will reset to the first location. The next time SREN is enabled the first contents in the offset register will be read back. Serial read enable functions the same way in both IDT Standard and FWFT modes. See Figure 30, *Reading of Programmable Flag Registers,* for the timing diagram.

SERIAL WRITE ENABLE (SWEN)

The serial write enable input is an enable used for serial programming of the programmable offset registers. By setting the JSEL pin to LOW, the serial input (SI) and serial clock (SCLK) signals can be used with SWEN to program the offset registers. When SWEN is LOW, data at the SI input are loaded into the offset register, one bit for each LOW-to-HIGH transition of SCLK. When SWEN is HIGH, the offset registers retain the previous settings and no offsets are loaded. Serial write enable functions the same way in both Standard IDT and FWFT

modes. See Figure 29, *Serial Loading of Programmable Flag Registers*, for the timing diagram.

I/O VDDQ SELECT (IOSEL)

This input determines whether the inputs and outputs will tolerate a 2.5V or 3.3V voltage signals. If IOSEL is HIGH, then all I/Os will be 2.5V levels. If IOSEL is LOW, then all I/Os will be 3.3V levels. See Table 15, Parameters affected by I/O selection for a list of affected I/O signals.

TABLE 15 - PARAMETERS AFFECTEDBY I/O SELECTION

| SFC I/O affected by I/O selection | | | DDR SDRAM I/O - NOT affected ⁽¹⁾ | | |
|--|--|--|--|-----------------------------------|--|
| ASYR ASYW BM[3:0] D[47:0] EF/OR FF/IR FSEL[1:0] FWFT IDEM IOSEL JSEL | MIC[2:0] MCLK MRS MSPEED MTYPE[1:0] OE PAE PAF PRS Q[47:0] RCLK/RD | RCS REN SREN SWEN TCK/SCLK TDI/SI TDO/SO TMS WCLK/WR WCS WEN | A[12:0] BA[1:0] CK CK CAS | DQ[63:0] DQS[7:0] RAS WE | |

NOTE:

1. I/O to DDR SDRAM is not affected by I/O voltage selection

JTAG SELECT (JSEL)

This input determines whether the JTAG port will be activated or deactivated. If JSEL is HIGH, then the JTAG port is activated and the associated JTAG pins (TCK, TDI, TDO, TMS) are used for the boundary-scan function. If JSEL is LOW, the JTAG port is disabled and the serial programming pins (SCLK, SI, SO) will be used to program and read the offset register values for PAE and PAF. See Figure 29 and 30, *Serial Loading and Reading of Programmable Registers* for information on how to program the registers.

OUTPUTS

FULL FLAG/INPUT READY (FF/IR)

This is a dual purpose pin. In IDT Standard mode, the Full Flag (\overline{FF}) function is selected. When the SFC is full, \overline{FF} will go LOW, inhibiting further write operations. When \overline{FF} is HIGH, the SFC is not full. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{FF} will go LOW See *Figure 12, Full Boundary* - *IDT Standard Mode*, for the relevant timing information.

In FWFT mode, the Input Ready (\overline{IR}) function is selected. \overline{IR} goes LOW when memory space is available for writing in data. When there is no longer any free space left, \overline{IR} goes HIGH, inhibiting further write operations. If no reads are performed after a reset (either \overline{MRS} or \overline{PRS}), \overline{IR} will go HIGH see Figure 9 *Write First Word Cycles - FWFT Mode*, for the relevant timing information.

The \overline{IR} status not only measures the contents of the SFC memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to de-assert \overline{IR} is one greater than needed to assert \overline{FF} in IDT Standard mode.

FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are double register-buffered outputs.