## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## ADC1006S055/070

Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 03 - 2 July $2012 \quad$ Product data sheet

## 1. General description

The ADC1006S055/070 are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular infrastructures, professional telecommunications, imaging, and digital radio. It converts the analog input signal into 10-bit binary coded digital words at a maximum sampling rate of 70 MHz . All static digital inputs (SH, CE and OTC) are Transistor-Transistor Logic (TTL) and CMOS compatible and all outputs are CMOS compatible. A sine wave clock input signal can also be used.

## 2. Features

- 10-bit resolution
- Sampling rate up to 70 MHz
- -3 dB bandwidth of 245 MHz
- 5 V power supplies and 3.3 V output power supply
- Binary or two's complement CMOS outputs
- In-range CMOS compatible output
- TTL and CMOS compatible static digital inputs
- TTL and CMOS compatible digital outputs
- Differential AC or Positive Emitter-Coupled Logic (PECL) clock input; TTL compatible
- Power dissipation 550 mW (typical)
- Low analog input capacitance (typical 2 pF ), no buffer amplifier required
- Integrated sample-and-hold amplifier
- Differential analog input
- External amplitude range control
- Voltage controlled regulator included
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature


## 3. Applications

High-speed analog-to-digital conversion for:

- Cellular infrastructure
- Professional telecommunication
- Digital radio
- Radar
- Medical imaging
- Fixed network
- Cable modem

- Barcode scanner
- Cable Modem Termination System (CMTS)/Data Over Cable Service Interface Specification (DOCSIS)


## 4. Quick reference data

Table 1. Quick reference data
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 V$ to $5.25 V ; V_{C C D}=V 37$ to $V 38$ and $V 15$ to $V 17=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; A G N D$ and $D G N D$ shorted together; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C} ; V_{l(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V}$;
$V_{I(c m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}$,
$T_{a m b}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | analog supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\text {CCD }}$ | digital supply voltage |  | 4.75 | 5.0 | 5.25 | V |
| $\mathrm{V}_{\mathrm{CCO}}$ | output supply voltage |  | 3.0 | 3.3 | 3.6 | V |
| $\mathrm{I}_{\text {cca }}$ | analog supply current |  | - | 78 | 87 | mA |
| $\mathrm{I}_{\text {cco }}$ | digital supply current |  | - | 27 | 30 | mA |
| I cco | output supply current | $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=20 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i}}=400 \mathrm{kHz} \end{aligned}$ | - | 3 | 4 | mA |
| INL | integral non-linearity | $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=20 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i}}=400 \mathrm{kHz} \end{aligned}$ | - | $\pm 0.65$ | $\pm 1.12$ | LSB |
| DNL | differential non-linearity | $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=20 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i}}=400 \mathrm{kHz} \end{aligned}$ <br> (no missing code guaranteed) | - | $\pm 0.12$ | $\pm 0.27$ | LSB |
| $\mathrm{f}_{\text {clik(max) }}$ | maximum clock frequency | ADC1006S055H | 55 | - | - | MHz |
|  |  | ADC1006S070H | 70 | - | - | MHz |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation | $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz} ; \\ & \mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz} \end{aligned}$ | - | 550 | 660 | mW |

## 5. Ordering information

Table 2. Ordering information

| Type number | Package |  |  | Sampling frequency (MHz) |
| :---: | :---: | :---: | :---: | :---: |
|  | Name | Description | Version |  |
| ADC1006S055H | QFP44 | plastic quad flat package; 44 leads (lead length 1.3 mm ); body $10 \times 10 \times 1.75 \mathrm{~mm}$ | SOT307-2 | 55 |
| ADC1006S070H | QFP44 | plastic quad flat package; 44 leads (lead length 1.3 mm ); body $10 \times 10 \times 1.75 \mathrm{~mm}$ | SOT307-2 | 70 |

## 6. Block diagram



Fig 1. Block diagram

## 7. Pinning information

### 7.1 Pinning



Fig 2. Pin configuration

### 7.2 Pin description

Table 3. Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| CMADC | 1 | regulator output common mode ADC input |
| VCCA1 | 2 | analog supply voltage 1 (5 V) |
| VCCA3 | 3 | analog supply voltage 3 (5 V) |
| AGND3 | 4 | analog ground 3 |
| DEC | 5 | decoupling node |
| n.c. | 6 | not connected |
| n.c. | 7 | not connected |
| n.c. | 8 | not connected |
| n.c. | 9 | not connected |
| n.c. | 10 | not connected |
| VREF | 11 | reference voltage input |
| FSREF | 12 | full-scale reference output |
| n.c. | 13 | not connected |
| n.c. | 14 | not connected |
| VCCD2 | 15 | digital supply voltage 2 $(5 \mathrm{~V})$ |
| n.c. | 16 | not connected |
| DGND2 | 17 | digital ground 2 |

Table 3. Pin description ...continued

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| OTC | 18 | control input two's complement output; active HIGH |
| $\overline{\text { CE }}$ | 19 | chip enable input (CMOS level; active LOW) |
| IR | 20 | in-range output |
| D9 | 21 | data output; bit 9 (Most Significant Bit (MSB)) |
| D8 | 22 | data output; bit 8 |
| D7 | 23 | data output; bit 7 |
| D6 | 24 | data output; bit 6 |
| D5 | 25 | data output; bit 5 |
| D4 | 26 | data output; bit 4 |
| D3 | 27 | data output; bit 3 |
| D2 | 28 | data output; bit 2 |
| D1 | 29 | data output; bit 1 |
| D0 | 30 | data output; bit 0 (Least Significant Bit (LSB)) |
| n.c. | 31 | not connected |
| n.c. | 32 | not connected |
| VCCO | 33 | output supply voltage (3.3 V) |
| OGND | 34 | output ground |
| CLKN | 35 | complementary clock input |
| CLK | 36 | clock input |
| VCCD1 | 37 | digital supply voltage 1 (5 V) |
| DGND1 | 38 | digital ground 1 |
| SH | 39 | sample-and-hold enable input (CMOS level; active HIGH) |
| AGND4 | 40 | analog ground 4 |
| V | CCA4 | 41 | | analog supply voltage 4 (5 V) |
| :--- |
| IN |

## 8. Limiting values

Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CCA }}$ | analog supply voltage |  | [1] -0.3 | +7.0 | V |
| $V_{\text {CCD }}$ | digital supply voltage |  | [1] -0.3 | +7.0 | V |
| $\mathrm{V}_{\text {CCO }}$ | output supply voltage |  | [1] -0.3 | +7.0 | V |
| $\Delta \mathrm{V}_{\mathrm{CC}}$ | supply voltage difference | $V_{C C A}-V_{C C D}$ | -1.0 | +1.0 | V |
|  |  | $\mathrm{V}_{\mathrm{CCD}}-\mathrm{V}_{\mathrm{CCO}}$ | -1.0 | +4.0 | V |
|  |  | $\mathrm{V}_{\mathrm{CCA}}-\mathrm{V}_{\text {CCO }}$ | -1.0 | +4.0 | V |
| $\mathrm{V}_{\mathrm{i}(\mathrm{IN})}$ | input voltage on pin IN | referenced to | 0.3 | $\mathrm{V}_{\text {CCA }}$ | V |
| $\mathrm{V}_{\mathrm{i}(\text { INN })}$ | input voltage on pin INN | AGND | 0.3 | $\mathrm{V}_{\text {CCA }}$ | V |

Table 4. Limiting values ...continued In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{i}(\mathrm{clk})(\mathrm{p}-\mathrm{p})}$ | peak-to-peak clock input <br> voltage | differential clock <br> drive at pins <br> 35 and 36 | - | $\mathrm{V}_{\mathrm{CCD}}$ | V |
| $\mathrm{I}_{\mathrm{O}}$ | output current |  | - | 10 | mA |
| $\mathrm{~T}_{\mathrm{stg}}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | ambient temperature |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | - | 150 | ${ }^{\circ} \mathrm{C}$ |

[1] The supply voltages $\mathrm{V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCD}}$ and $\mathrm{V}_{\mathrm{CCO}}$ may have any value between -0.3 V and +7.0 V provided that the supply voltage differences $\Delta V_{C C}$ are respected.

## 9. Thermal characteristics

Table 5. Thermal characteristics

| Symbol | Parameter | Condition | Value | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{th}(\mathrm{j}(\mathrm{ja)}}$ | thermal resistance from junction to <br> ambient | in free air | 75 | K/W |

## 10. Characteristics

Table 6. Characteristics
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to V 38 and V 15 to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{a m b}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{a m b}=25{ }^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supplies |  |  |  |  |  |  |  | 年

Inputs
CLK and CLKN (referenced to DGND) ${ }^{[2]}$

| VIL | LOW-level input | PECL mode; $\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V}$ | 1 | 3.19 | - | 3.52 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | voltage | TTL mode | C | 0 |  | 0.8 |  |

Table 6. Characteristics ...continued
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to V 38 and V 15 to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage | PECL mode; $\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V}$ | 1 | 3.83 | - | 4.12 | V |
|  |  | TTL mode | C | 2.0 | - | $\mathrm{V}_{\text {CCD }}$ | V |
| IIL | LOW-level input current | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}=3.19 \mathrm{~V}$ | C | -10 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | HIGH-level input current | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}=3.83 \mathrm{~V}$ | C | - | - | 10 | $\mu \mathrm{A}$ |
| $V_{i(d i f)(p-p)}$ | peak-to-peak differential input voltage | AC driving mode; DC voltage level $=2.5 \mathrm{~V}$ | C | 1 | 1.5 | 2.0 | V |
| $\mathrm{R}_{\mathrm{i}}$ | input resistance | $\mathrm{f}_{\text {clk }}=55 \mathrm{MHz}$ | D | 2 | - | - | k $\Omega$ |
| $\mathrm{C}_{i}$ | input capacitance | $\mathrm{f}_{\text {clk }}=55 \mathrm{MHz}$ | D | - | - | 2 | pF |
| OTC, SH and $\overline{\mathrm{CE}}$ (referenced to DGND); see Table 7 and 8 |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | I | 0 | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | I | 2.0 | - | $\mathrm{V}_{\text {CCD }}$ | V |
| $I_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ | I | -20 | - | - | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=2.0 \mathrm{~V}$ | I | - | - | 20 | $\mu \mathrm{A}$ |
| IN and INN (referenced to AGND); see Table 7, $\mathrm{V}_{\text {VREF }}=\mathrm{V}_{\text {CCA3 }}-1.75 \mathrm{~V}$ |  |  |  |  |  |  |  |
| IIL | LOW-level input current | SH $=\mathrm{HIGH}$ | C | - | 10 | - | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | HIGH-level input current | $\mathrm{SH}=\mathrm{HIGH}$ | C | - | 10 | - | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{i}}$ | input resistance | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | D | - | 14 | - | $\mathrm{M} \Omega$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | D | - | 450 | - | fF |
| $\mathrm{V}_{1(\mathrm{~cm})}$ | common-mode input voltage | $\begin{aligned} & V_{\text {I(IN) }}=\mathrm{V}_{\text {I(INN) }} \\ & \text { output code } 512 \end{aligned}$ | C | $\mathrm{V}_{\text {CCA3 }}-1.7$ | $\mathrm{V}_{\mathrm{CCA} 3}-1.6$ | $\mathrm{V}_{\text {CCA3 }}-1.2$ | V |

Voltage controlled regulator output CMADC

| $\mathrm{V}_{\text {O(cm) }}$ | common-mode output voltage |  | I | - | $\mathrm{V}_{\text {CCA3 }}-1.6$ | - | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {load }}$ | load current |  | 1 | - | 1 | 2 | mA |
| Voltage input $\mathrm{V}_{\text {ref }}{ }^{[3]}$ |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {ref }}$ | reference voltage | full-scale fixed voltage; $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ | C | - | $\mathrm{V}_{\text {CCA3 }}-1.75$ | - | V |
| $\mathrm{I}_{\text {ref }}$ | reference current |  | C | - | 0.3 | 10 | $\mu \mathrm{A}$ |
| $V_{\text {i(dif)(p-p) }}$ | peak-to-peak differential input voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{l(IN)(p-p)}}-\mathrm{V}_{\mathrm{l(INN)(p-p)}} ; \\ & \mathrm{V}_{\text {ref }}=\mathrm{V}_{\text {CCA3 }}-1.75 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{l}(\mathrm{~cm})}=\mathrm{V}_{\text {CCA }}-1.6 \mathrm{~V} \end{aligned}$ | C | - | 1.9 | - | V |

Table 6. Characteristics ...continued
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to $V 38$ and V 15 to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage controlled regulator output FSREF |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O} \text { (ref) }}$ | reference output voltage | $\mathrm{V}_{1(\mathrm{IN})(\mathrm{p}-\mathrm{p})}-\mathrm{V}_{1(\mathrm{INN})(\mathrm{p}-\mathrm{p})}=1.9 \mathrm{~V}$ | 1 | - | $\mathrm{V}_{\text {CCA }}-1.75$ | - | V |
| Digital outputs D9 to D0 and IR (referenced to OGND) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}$ | 1 | 0 | - | 0.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | I | $\mathrm{V}_{\text {cco }}-0.5$ | - | $\mathrm{V}_{\mathrm{CcO}}$ | V |
| $\mathrm{I}_{0}$ | output current | 3-state output level between 0.5 V and $\mathrm{V}_{\mathrm{CcO}}$ | 1 | -20 | - | +20 | $\mu \mathrm{A}$ |
| Switching characteristics; Clock frequency $\mathrm{f}_{\mathrm{clk}}$; see Figure 3 |  |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{Clk}(\text { min })}$ | minimum clock frequency | SH $=$ HIGH | C | - | - | 7 | MHz |
| $\mathrm{f}_{\mathrm{clk}(\text { max })}$ | maximum clock frequency | ADC1006S055H | 1 | 55 | - | - | MHz |
|  |  | ADC1006S070H | C | 70 | - | - | MHz |
| $\mathrm{t}_{\mathrm{w}(\mathrm{clk}) \mathrm{H}}$ | HIGH clock pulse width | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | C | 6.8 | - | - | ns |
| $\mathrm{t}_{\mathrm{w}(\mathrm{clk}) \text { L }}$ | LOW clock pulse width | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | C | 6.8 | - | - | ns |

Analog signal processing; $50 \%$ clock duty factor; $\mathrm{V}_{\mathrm{l}(\mathrm{IN)(p-p)}}-\mathrm{V}_{\mathrm{l}(\mathrm{INN})(p-p)}=1.9 \mathrm{~V} ; \mathrm{V}_{\mathrm{VREF}}=\mathrm{V}_{\text {CCA3 }}-1.75 \mathrm{~V}$; see Table 7 Linearity

| INL | integral non-linearity | $\mathrm{f}_{\mathrm{clk}}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{i}}=400 \mathrm{kHz}$ | 1 | - | $\pm 0.65$ | $\pm 1.12$ | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DNL | differential non-linearity | $\begin{aligned} & \mathrm{f}_{\mathrm{clk}}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{i}}=400 \mathrm{kHz} \\ & \text { (no missing code } \\ & \text { guaranteed) } \end{aligned}$ | 1 | - | $\pm 0.12$ | $\pm 0.27$ | LSB |
| $\mathrm{E}_{\text {offset }}$ | offset error | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCO}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \text { output code }=512 \end{aligned}$ | C | -25 | +5 | +25 | mV |
| $\mathrm{E}_{G}$ | gain error | spread from device to device; $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CCO}}=3.3 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ | C | -7 | - | +7 | \%FS |
| Bandwidth ( $\left.\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}\right)^{[4]}$ |  |  |  |  |  |  |  |
| B | bandwidth | -3 dB; full-scale input | C | 220 | 245 | - | MHz |

Table 6. Characteristics ...continued
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to $V 38$ and $V 15$ to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25{ }^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Harmonics |  |  |  |  |  |  |  |
| $\alpha_{2 H}$ | second harmonic level | ADC1006S055H ( $\left.\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}\right)$ |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -77 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -76 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -75 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | I | - | -73 | - | dBFS |
|  |  | ADC1006S070H ( $\mathrm{f}_{\mathrm{clk}}=70 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -75 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -74 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -70 | - | dBFS |
| $\alpha_{3 H}$ | third harmonic level | ADC1006S055H ( $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -73 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -73 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -73 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | I | - | -72 | - | dBFS |
|  |  | ADC1006S070H ( $\mathrm{f}_{\mathrm{clk}}=70 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -73 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -73 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -72 | - | dBFS |
| Total harmonic distortion ${ }^{[5]}$ |  |  |  |  |  |  |  |
| THD | total harmonic distortion | ADC1006S055H ( $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -68 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -68 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -68 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | I | - | -68 | - | dBFS |
|  |  | ADC1006S070H (f $\mathrm{flk}=70$ |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | -67 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | -67 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | -66 | - | dBFS |
| Thermal noise |  |  |  |  |  |  |  |
| $\mathrm{N}_{\text {th( }}$ (RMS) | RMS thermal noise | shorted input; $\mathrm{SH}=\mathrm{HIGH}$; $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ | C | - | 0.12 | - | LSB |

Table 6. Characteristics ...continued
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to $V 38$ and $V 15$ to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{\text {amb }}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25{ }^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Test ${ }^{[1]}$ | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal-to-noise ratio ${ }^{[6]}$ |  |  |  |  |  |  |  |
| S/N | signal-to-no | ADC1006S05 |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 60 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 60 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 60 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | I | - | 59.5 | - | dBFS |
|  |  | ADC1006S070 |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 60 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 60 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 59 | - | dBFS |

Spurious free dynamic range; see Figure 7, 13 and 14

| SFDR | spurious free dynamic range | ADC1006S055H ( $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 71 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 70 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 70 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | I | - | 70 | - | dBFS |
|  |  | ADC1006S070H ( $\mathrm{f}_{\mathrm{clk}}=70 \mathrm{MHz}$ ) |  |  |  |  |  |
|  |  | $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 70 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 69 | - | dBFS |
|  |  | $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 68 | - | dBFS |

Effective number of bits ${ }^{[7]}$
ENOB effective number of ADC1006S055H ( $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ ) bits

| $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 9.5 | - | bit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 9.5 | - | bit |
| $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 9.5 | - | bit |
| $\mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}$ | l | - | 9.5 | - | bit |

ADC1006S070H (f $\left.\mathrm{f}_{\mathrm{clk}}=70 \mathrm{MHz}\right)$

| $\mathrm{f}_{\mathrm{i}}=4.43 \mathrm{MHz}$ | C | - | 9.5 | - | bit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{f}_{\mathrm{i}}=10 \mathrm{MHz}$ | C | - | 9.5 | - | bit |
| $\mathrm{f}_{\mathrm{i}}=15 \mathrm{MHz}$ | C | - | 9.4 | - | bit |

Intermodulation; $\left(\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz} ; \mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz}\right)^{[8]}$

| $\alpha_{1 M}$ | intermodulation <br> suppression | C | - | -69 | - | dBFS |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| IMD3 | third-order <br> intermodulation <br> distortion | C | - | -79 | - | dBFS |
|  |  |  |  |  |  |  |

Bit error rate ( $\mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$ )
BER bit error rate $\quad \mathrm{f}_{\mathrm{i}}=20 \mathrm{MHz} ; \mathrm{V}_{\mathrm{I}}= \pm 16 \mathrm{LSB}$ at $\mathrm{C} \quad-\quad 10^{-14} \quad-\quad$ times/ code 512

Table 6. Characteristics ...continued
$V_{C C A}=V 2$ to $V 44, V 3$ to $V 4$ and $V 41$ to $V 40=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V} ; V_{C C D}=V 37$ to V 38 and V 15 to $\mathrm{V} 17=4.75 \mathrm{~V}$ to 5.25 V ;
$V_{C C O}=V 33$ to $V 34=3.0 \mathrm{~V}$ to 3.6 V ; AGND and DGND shorted together; $T_{a m b}=-40{ }^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$;
$V_{I(I N)(p-p)}-V_{I(I N N)(p-p)}=1.9 \mathrm{~V} ; V_{V R E F}=V_{C C A 3}-1.75 \mathrm{~V} ; V_{I(C m)}=V_{C C A 3}-1.6 \mathrm{~V}$; typical values measured at $V_{C C A}=V_{C C D}=5 \mathrm{~V}$ and $V_{C C O}=3.3 \mathrm{~V}, T_{\text {amb }}=25^{\circ} \mathrm{C}$ and $C_{L}=10 \mathrm{pF}$; unless otherwise specified.

[1] $D=$ guaranteed by design; C = guaranteed by characterization; I = $100 \%$ industrially tested.
[2] The circuit has two clock inputs: CLK and CLKN. There are 5 modes of operation:
a) PECL mode 1: ( DC level vary 1:1 with $\mathrm{V}_{\mathrm{CCD}}$ ) CLK and CLKN inputs are at differential PECL levels.
b) PECL mode 2: (DC level vary 1:1 with $V_{C C D}$ ) CLK input is at PECL level and sampling is taken on the falling edge of the clock input signal. A DC level of 3.65 V has to be applied on CLKN decoupled to GND via a 100 nF capacitor.
c) PECL mode 3: ( $D C$ level vary $1: 1$ with $V_{C C D}$ ) CLKN input is at PECL level and sampling is taken on the rising edge of the clock input signal. A DC level of 3.65 V has to be applied on CLK decoupled to GND via a 100 nF capacitor.
d) Differential AC driving mode 4: When driving the CLK input directly and with any AC signal of minimum $1 \mathrm{~V}(p-p)$ and with a DC level of 2.5 V , the sampling takes place at the falling edge of the clock signal. When driving the CLKN input with the same signal, sampling takes place at the rising edge of the clock signal. It is recommended to decouple the CLKN or CLK input to DGND via a 100 nF capacitor.
e) TTL mode 1: CLK input is at TTL level and sampling is taken on the falling edge of the clock input signal. In that case CLKN pin has to be connected to the ground.
[3] The ADC input range can be adjusted with an external reference connected to VREF pin. This voltage has to be referenced to $\mathrm{V}_{\mathrm{CCA}}$; see Figure 12.
[4] The -3 dB analog bandwidth is determined by the 3 dB reduction in the reconstructed output, the input being a full-scale sine wave.
[5] Total Harmonic Distortion (THD) is obtained with the addition of the first five harmonics:
$\mathrm{THD}=20 \log \sqrt{\frac{\left(\alpha_{2 H}\right)^{2}+\left(\alpha_{3 H}\right)^{2}+\left(\alpha_{4 H}\right)^{2}+(\alpha)^{2}+\left(\alpha_{6 H}\right)^{2}}{\left(a_{1 H}\right)^{2}}}$
where $\alpha_{1 H}$ is the fundamental harmonic referenced at 0 dB for a full-scale sine wave input; see Figure 6.
[6] Signal-to-noise ratio ( $\mathrm{S} / \mathrm{N}$ ) takes into account all harmonics above five and noise up to Nyquist frequency; see Figure 8.
[7] Effective number of bits are obtained via a Fast Fourier Transform (FFT). The calculation takes into account all harmonics and noise up to half of the clock frequency (Nyquist frequency). Conversion to Slgnal-to_Noise_Distortion ratio (SINAD) is given by SINAD $=$ ENOB $\times 6.02+1.76 \mathrm{~dB}$; see Figure 5.
[8] Intermodulation measured relative to either tone with analog input frequencies of 20 MHz and 20.1 MHz . The two input signals have the same amplitude and the total amplitude of both signals provides full-scale to the converter ( -6 dB below full scale for each input signal). IMD3 is the ratio of the RMS value of either input tone to the RMS value of the worst case third order intermodulation product.
[9] Output data acquisition: the output data is available after the maximum delay of $\mathrm{t}_{\mathrm{d}(0)}$; see Figure 3 .

## 11. Additional information relating to Table 6

Table 7. Output coding with differential inputs (typical values to AGND);

| $\mathrm{V}_{\mathrm{i}(\mathrm{IN})(\mathrm{p}-\mathrm{p})}-\mathrm{V}_{\mathrm{i}(\mathrm{INN})(\mathrm{p}-\mathrm{p})}=1.9 \mathrm{~V}, \mathrm{~V}_{\text {VREF }}=\mathrm{V}_{\text {CCA3 }}-1.75 \mathrm{~V}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Code | $\begin{aligned} & V_{i(a)(p-p)} \\ & (V)) \end{aligned}$ | $\begin{gathered} V_{i(a)(p-p)} \\ (V) \end{gathered}$ | IR | Binary outputs D9 to D0 | Two's complement outputs ${ }^{[1]}$ D9 to D0 |
| Underflow | < 3.125 | > 4.075 | 0 | 0000000000 | 1000000000 |
| 0 | 3.125 | 4.075 | 1 | 0000000000 | 1000000000 |
| 1 | - | - | 1 | 0000000001 | 1000000001 |
| $\downarrow$ | - | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 511 | 3.6 | 3.6 | 1 | 0111111111 | 1111111111 |
| $\downarrow$ | - | - | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| 1022 | - | - | 1 | 1111111110 | 0111111110 |
| 1023 | 4.075 | 3.125 | 1 | 1111111111 | 0111111111 |
| Overflow | > 4.075 | < 3.125 | 0 | 1111111111 | 0111111111 |

[1] Two's complement reference is inverted MSB.

Table 8. Mode selection

| OTC | $\overline{\mathbf{C E}}$ | D0 to D9 and IR |
| :--- | :--- | :--- |
| 0 | 0 | binary; active |
| 1 | 0 | two's complement; active |
| $X^{[1]}$ | 1 | high-impedance |

[1] $X=$ don't care.

Table 9. Sample-and-hold selection

| SH | Sample-and-hold |
| :--- | :--- |
| 1 | active |
| 0 | inactive; tracking mode |



Fig 3. Timing diagram

(1) frequency on pin $\overline{\mathrm{CE}}=100 \mathrm{kHz}$

Fig 4. Timing diagram and test conditions of 3-state output delay time

(1) 55 MHz .
(2) 70 MHz .

Fig 5. Effective Number Of Bits (ENOB) as a function of input frequency (sample device)

(1) 55 MHz .
(2) 70 MHz .

Fig 7. Spurious Free Dynamic Range (SFDR) as a function of input frequency (sample device)

(1) 55 MHz .
(2) 70 MHz .

Fig 6. Total Harmonic Distortion (THD) as a function of input frequency (sample device)

(1) 55 MHz .
(2) 70 MHz .

Fig 8. Signal-to-Noise Ratio $(\mathrm{S} / \mathrm{N})$ as a function of input frequency (sample device)


Fig 9. Single-tone; $f_{i}=20 \mathrm{MHz} ; \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$


Fig 10. Two-tone; $\mathrm{f}_{\mathrm{i}} \mathbf{1 = 2 0} \mathbf{~ M H z} ; \mathrm{f}_{\mathrm{i}} \mathbf{2 = 2 0 . 1} \mathbf{M H z} ; \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$


Fig 11. Integral Non-Linearity (INL)


Fig 12. Differential Non-Linearity (DNL)

(1) $f_{i}=4.43 \mathrm{MHz}$.
(2) $f_{i}=20 \mathrm{MHz}$.
(3) $\mathrm{SFDR}=80 \mathrm{~dB}$.

Fig 13. SFDR as a function of input amplitude; $\mathrm{V}_{\mathrm{i}(I N)(\rho-\mathrm{p})}-\mathrm{V}_{\mathrm{i}(\mathrm{IN}) /(\rho-\mathrm{p})}=1.9 \mathrm{~V} ; \mathrm{f}_{\mathrm{clk}}=40 \mathrm{MHz}$

(1) $f_{i}=4.43 \mathrm{MHz}$.
(2) $f_{i}=20 \mathrm{MHz}$.
(3) $\mathrm{SFDR}=80 \mathrm{~dB}$.

Fig 14. SFDR as a function of input amplitude; $\mathrm{V}_{\mathrm{i}(I \mathrm{~N})(\mathrm{p}-\mathrm{p})}-\mathrm{V}_{\mathrm{i}(\mathrm{INN})(\mathrm{p}-\mathrm{p})}=1.9 \mathrm{~V} ; \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz}$

(1) SFDR.
(2) ENOB.
(3) $\mathrm{S} / \mathrm{N}$.

Fig 15. SFDR, ENOB and $S / N$ as a function of $\mathrm{V}_{\text {CCA }}-\mathrm{V}_{\text {VREF }} ; \mathrm{f}_{\mathrm{clk}}=55 \mathrm{MHz} ; \mathrm{f}_{\mathrm{i}}=\mathbf{2 0} \mathbf{~ M H z}$


Fig 16. ADC full-scale; $\mathbf{V}_{\mathbf{l}(\mathrm{IN})(\mathrm{p}-\mathrm{p})}-\mathrm{V}_{\mathrm{l}(\mathrm{INN})(\mathrm{p}-\mathrm{p})}$ as a function of $V_{\text {CCA }}-V_{\text {VREF }}$

## 12. Application information

### 12.1 Application diagrams



Fig 17. Application diagram


Fig 18. Application diagram for differential clock input PECL compatible using a TTL to PECL translator


Fig 19. Application diagram for TTL single-ended clock

### 12.2 Demonstration board



C8 is close to TR1 pin.
Fig 20. Demonstration board schematic


Fig 21. Component placement (top side)


Fig 22. Component placement (underside)


Fig 23. Printed-circuit board layout (top layer)



Fig 25. Printed-circuit board layout (power plane)

### 12.3 Alternative parts

The following alternative parts are also available:
Table 10. Alternative parts

| Type number | Description |  | Sampling frequency |
| :--- | :--- | :--- | :--- |
| ADC1206S040 | Single 12 bits ADC | ${ }^{[1]}$ | 40 MHz |
| ADC1206S055 | Single 12 bits ADC | ${ }^{[1]}$ | 55 MHz |
| ADC1206S070 | Single 12 bits ADC | ${ }^{[1]}$ | 70 MHz |

[1] Pin to pin compatible

### 12.4 Recommended companion chip

The recommended companion chip is the TDA9901 wideband differential digital controlled variable gain amplifier.

## 13. Support information

### 13.1 Definitions

### 13.1.1 Non-linearities

### 13.1.1.1 Integral Non-Linearity (INL)

It is defined as the deviation of the transfer function from a best fit straight line (linear regression computation). The INL of the code $i$ is obtained from the equation:

$$
\begin{equation*}
I N L(i)=\frac{V_{I}(i)-V_{I}(\text { ideal })}{S} \tag{1}
\end{equation*}
$$

where $i=0 \cdot\left(2^{n}-1\right)$ and
$\mathrm{S}=$ slope of the ideal straight line = code width; $\mathrm{i}=$ code value.

### 13.1.1.2 Differential Non-Linearity (DNL)

It is the deviation in code width from the value of 1 LSB.

$$
\begin{equation*}
D N L(i)=\frac{V_{I}(i+1)-V_{I}(i)}{S}-1 \tag{2}
\end{equation*}
$$

where $i=0 \cdot\left(2^{n}-2\right)$

### 13.1.2 Dynamic parameters (single tone)

Figure 26 shows the spectrum of a full-scale input sine wave with frequency $f_{t}$, conforming to coherent sampling ( $f_{t} / f_{s}=M / N$, where $M$ is the number of cycles and $N$ is number of samples, M and N being relatively prime), and digitized by the ADC under test.


Fig 26. Spectrum of full-scale input sine wave with frequency $f_{t}$

