# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs

Rev. 03 — 2 July 2012

Product data sheet

#### **General description** 1.

The ADC1210S is a single-channel 12-bit Analog-to-Digital Converter (ADC) optimized for high dynamic performance and low power consumption at sample rates up to 125 Msps. Pipelined architecture and output error correction ensure the ADC1210S is accurate enough to guarantee zero missing codes over the entire operating range. Supplied from a single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode because of a separate digital output supply. It supports the Low Voltage Differential Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated Serial Peripheral Interface (SPI) allows the user to easily configure the ADC. The device also includes a programmable full-scale SPI to allow a flexible input voltage range from 1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to input frequencies of 170 MHz or more, the ADC1210S is ideal for use in communications, imaging and medical applications.

#### Features and benefits 2.

- SNR, 70 dBFS; SFDR, 86 dBc
- Sample rate up to 125 Msps
- 12-bit pipelined ADC core
- Clock input divided by 2 for less jitter
- Single 3 V supply
- Flexible input voltage range: 1 V (p-p) to 2 V (p-p)
- CMOS or LVDS DDR digital outputs
- Pin compatible with the ADC1410S series and the ADC1010S series

- Input bandwidth, 600 MHz
- Power dissipation, 430 mW at 80 Msps
- Serial Peripheral Interface (SPI)
- Duty cycle stabilizer
- Fast OuT-of-Range (OTR) detection
- code
- Power-down and Sleep modes
- HVQFN40 package

#### **Applications** 3.

- Wireless and wired broadband communications
- Spectral analysis
- Ultrasound equipment

- Portable instrumentation
- Imaging systems
- Software defined radio




## 4. Ordering information

#### Table 1. Ordering information

| Type number      | f <sub>s</sub> (Msps) | Package |  |          |  |  |  |  |  |  |
|------------------|-----------------------|---------|--|----------|--|--|--|--|--|--|
|                  |                       | Name    | Description  | Version  |  |  |  |  |  |  |
| ADC1210S125HN-C1 | 125                   | HVQFN40 | plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm | SOT618-1 |  |  |  |  |  |  |
| ADC1210S105HN-C1 | 105                   | HVQFN40 | plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm | SOT618-1 |  |  |  |  |  |  |
| ADC1210S080HN-C1 | 80                    | HVQFN40 | plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm | SOT618-1 |  |  |  |  |  |  |
| ADC1210S065HN-C1 | 65                    | HVQFN40 | plastic thermal enhanced very thin quad flat package; no leads; 40 terminals; body $6 \times 6 \times 0.85$ mm | SOT618-1 |  |  |  |  |  |  |


### 5. Block diagram



#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs

## 6. Pinning information

#### 6.1 Pinning



#### 6.2 Pin description

#### Table 2. Pin description (CMOS digital outputs)

|        | · ··· ································ |                     |                            |  |  |  |  |  |  |
|--------|--|---------------------|----------------------------|--|--|--|--|--|--|
| Symbol | Pin                                    | Type <sup>[1]</sup> | Description                |  |  |  |  |  |  |
| REFB   | 1                                      | 0                   | bottom reference           |  |  |  |  |  |  |
| REFT   | 2                                      | 0                   | top reference              |  |  |  |  |  |  |
| AGND   | 3                                      | G                   | analog ground              |  |  |  |  |  |  |
| VCM    | 4                                      | 0                   | common-mode output voltage |  |  |  |  |  |  |
| VDDA   | 5                                      | Р                   | analog power supply        |  |  |  |  |  |  |
| AGND   | 6                                      | G                   | analog ground              |  |  |  |  |  |  |
| INM    | 7                                      | I                   | complementary analog input |  |  |  |  |  |  |
| INP    | 8                                      | I                   | analog input               |  |  |  |  |  |  |
| AGND   | 9                                      | G                   | analog ground              |  |  |  |  |  |  |
| VDDA   | 10                                     | Р                   | analog power supply        |  |  |  |  |  |  |
| VDDA   | 11                                     | Р                   | analog power supply        |  |  |  |  |  |  |
| CLKP   | 12                                     | I                   | clock input                |  |  |  |  |  |  |
| CLKM   | 13                                     | I                   | complementary clock input  |  |  |  |  |  |  |
| DEC    | 14                                     | 0                   | regulator decoupling node  |  |  |  |  |  |  |
| OE     | 15                                     | I                   | output enable, active LOW  |  |  |  |  |  |  |
| PWD    | 16                                     | I                   | power-down, active HIGH    |  |  |  |  |  |  |
|        |  |                     |                            |  |  |  |  |  |  |

# **ADC1210S series**

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs

| Symbol   | Pin | Type <sup>[1]</sup> | Description                                     |
|----------|-----|---------------------|---|
| D11      | 17  | 0                   | data output bit 11 (Most Significant Bit (MSB)) |
| D10      | 18  | 0                   | data output bit 10                              |
| D9       | 19  | 0                   | data output bit 9                               |
| D8       | 20  | 0                   | data output bit 8                               |
| D7       | 21  | 0                   | data output bit 7                               |
| D6       | 22  | 0                   | data output bit 6                               |
| D5       | 23  | 0                   | data output bit 5                               |
| D4       | 24  | 0                   | data output bit 4                               |
| D3       | 25  | 0                   | data output bit 3                               |
| D2       | 26  | 0                   | data output bit 2                               |
| D1       | 27  | 0                   | data output bit 1                               |
| D0       | 28  | 0                   | data output bit 0 (Least Significant Bit (LSB)) |
| n.c.     | 29  | -                   | not connected                                   |
| n.c.     | 30  | -                   | not connected                                   |
| DAV      | 31  | 0                   | data valid output clock                         |
| n.c.     | 32  | -                   | not connected                                   |
| VDDO     | 33  | Р                   | output power supply                             |
| OGND     | 34  | G                   | output ground                                   |
| OTR      | 35  | 0                   | out of range                                    |
| SCLK/DFS | 36  | I                   | SPI clock                                       |
|          |     |                     | data format select                              |
| SDIO/ODS | 37  | I/O                 | SPI data IO                                     |
|          |     |                     | output data standard                            |
| CS       | 38  | I                   | SPI chip select                                 |
| SENSE    | 39  |                     | reference programming pin                       |
| /REF     | 40  | I/O                 | voltage reference input/output                  |

[1] P: power supply; G: ground; I: input; O: output; I/O: input/output.

#### Table 3. Pin description (LVDS DDR) digital outputs)

|           | =                  |                     |  |
|-----------|--------------------|---------------------|--|
| Symbol    | Pin <sup>[1]</sup> | Type <sup>[2]</sup> | Description  |
| D10_D11_M | 17                 | 0                   | differential output data D10 and D11 multiplexed, complement |
| D10_D11_P | 18                 | 0                   | differential output data D10 and D11 multiplexed, true       |
| D8_D9_M   | 19                 | 0                   | differential output data D8 and D9 multiplexed, complement   |
| D8_D9_P   | 20                 | 0                   | differential output data D8 and D9 multiplexed, true         |
| D6_D7_M   | 21                 | 0                   | differential output data D6 and D7 multiplexed, complement   |
| D6_D7_P   | 22                 | 0                   | differential output data D6 and D7 multiplexed, true         |
| D4_D5_M   | 23                 | 0                   | differential output data D4 and D5 multiplexed, complement   |
| D4_D5_P   | 24                 | 0                   | differential output data D4 and D5 multiplexed, true         |
| D2_D3_M   | 25                 | 0                   | differential output data D2 and D3 multiplexed, complement   |
| D2_D3_P   | 26                 | 0                   | differential output data D2 and D3 multiplexed, true         |
| D0_D1_M   | 27                 | 0                   | differential output data D0 and D1 multiplexed, complement   |
| D0_D1_P   | 28                 | 0                   | differential output data D0 and D1 multiplexed, true         |
| n.c.      | 29                 | -                   | not connected  |
|           |                    |                     |  |

| Table 3. | <b>Pin description</b> | (LVDS DDR) | digital outputs) | continued |
|----------|------------------------|------------|------------------|-----------|
|          |                        |            |                  |           |

| Symbol | Pin <sup>[1]</sup> | Type <sup>[2]</sup> | Description                         |
|--------|--------------------|---------------------|-------------------------------------|
| n.c.   | 30                 | -                   | not connected                       |
| DAVM   | 31                 | 0                   | data valid output clock, complement |
| DAVP   | 32                 | 0                   | data valid output clock, true       |

[1] Pins 1 to 16 and pins 33 to 40 are the same for both CMOS and LVDS DDR outputs (see Table 2).

[2] P: power supply; G: ground; I: input; O: output; I/O: input/output.

## 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol           | Parameter             | Conditions   | Min  | Мах  | Unit |
|------------------|-----------------------|--|------|------|------|
| Vo               | output voltage        | pins D11 to D0 or<br>pins D10_D11_P to D0_D1_P<br>and D10_D11_M to D0_D1_M | -0.4 | +3.9 | V    |
| V <sub>DDA</sub> | analog supply voltage |  | -0.4 | +3.9 | V    |
| V <sub>DDO</sub> | output supply voltage |  | -0.4 | +3.9 | V    |
| T <sub>stg</sub> | storage temperature   |  | -55  | +125 | °C   |
| T <sub>amb</sub> | ambient temperature   |  | -40  | +85  | °C   |
| Tj               | junction temperature  |  | -    | 125  | °C   |

## 8. Thermal characteristics

| Table 5.             | Thermal characteristics                     |            |                     |      |
|----------------------|---|------------|---------------------|------|
| Symbol               | Parameter                                   | Conditions | Тур                 | Unit |
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient |            | <sup>[1]</sup> 22.5 | K/W  |
| R <sub>th(j-c)</sub> | thermal resistance from junction to case    |            | <sup>[1]</sup> 11.7 | K/W  |

[1] Value for six layers board in still air with a minimum of 25 thermal vias.

## 9. Static characteristics

| Table 6.               | Static characteristics <sup>[1]</sup> |  |                     |      |                     |      |
|------------------------|---------------------------------------|--|---------------------|------|---------------------|------|
| Symbol                 | Parameter                             | Conditions   | Min                 | Тур  | Max                 | Unit |
| Supplies               |                                       |  |                     |      |                     |      |
| V <sub>DDA</sub>       | analog supply voltage                 |  | 2.85                | 3.0  | 3.4                 | V    |
| V <sub>DDO</sub>       | output supply voltage                 | CMOS mode  | 1.65                | 1.8  | 3.6                 | V    |
|                        |                                       | LVDS DDR mode  | 2.85                | 3.0  | 3.6                 | V    |
| I <sub>DDA</sub>       | analog supply current                 | $f_{clk}$ = 125 Msps; $f_i$ = 70 MHz                                   | -                   | 210  | -                   | mA   |
| I <sub>DDO</sub>       | output supply current                 | CMOS mode; f <sub>clk</sub> = 125 Msps;<br>f <sub>i</sub> = 70 MHz     | -                   | 12   | -                   | mA   |
|                        |                                       | LVDS DDR mode:<br>f <sub>clk</sub> = 125 Msps; f <sub>i</sub> = 70 MHz | -                   | 39   | -                   | mA   |
| Р                      | power dissipation                     | ADC1210S125;<br>analog supply only                                     | -                   | 630  | -                   | mW   |
|                        |                                       | ADC1210S105;<br>analog supply only                                     | -                   | 550  | -                   | mW   |
|                        |                                       | ADC1210S080;<br>analog supply only                                     | -                   | 430  | -                   | mW   |
|                        |                                       | ADC1210S065;<br>analog supply only                                     | -                   | 380  | -                   | mW   |
|                        |                                       | Power-down mode  | -                   | 2    | -                   | mW   |
|                        |                                       | Sleep mode   | -                   | 40   | -                   | mW   |
| Clock inp              | uts: pins CLKP and CLKM               |  |                     |      |                     |      |
| Low-Voltag             | ge Positive Emitter-Coupled Logic (LV | PECL)  |                     |      |                     |      |
| V <sub>i(clk)dif</sub> | differential clock input voltage      | peak-to-peak   | -                   | 1.6  | -                   | V    |
| V <sub>i(clk)dif</sub> | differential clock input voltage      | peak   | -                   | ±3.0 | -                   | V    |
|                        | ge Complementary Metal Oxide Semi     | conductor (LVCMOS)   |                     |      |                     |      |
| V <sub>IL</sub>        | LOW-level input voltage               |  | -                   | -    | 0.3V <sub>DDA</sub> | V    |
| VIH                    | HIGH-level input voltage              |  | $0.7V_{DDA}$        | -    | -                   | V    |
| Logic inp              | uts: pins PWD and OE                  |  |                     |      |                     |      |
| V <sub>IL</sub>        | LOW-level input voltage               |  | 0                   | -    | 0.8                 | V    |
| V <sub>IH</sub>        | HIGH-level input voltage              |  | 2                   | -    | V <sub>DDA</sub>    | V    |
| IIL                    | LOW-level input current               |  | -                   | 55   | -                   | μA   |
| I <sub>IH</sub>        | HIGH-level input current              |  | -                   | 65   | -                   | μA   |
| Serial per             | ipheral interface: pins CS, SDIO/OE   | OS, SCLK/DFS   |                     |      |                     |      |
| VIL                    | LOW-level input voltage               |  | 0                   | -    | $0.3V_{DDA}$        | V    |
| V <sub>IH</sub>        | HIGH-level input voltage              |  | $0.7V_{\text{DDA}}$ | -    | V <sub>DDA</sub>    | V    |
| I <sub>IL</sub>        | LOW-level input current               |  | -10                 | -    | +10                 | μA   |
| I <sub>IH</sub>        | HIGH-level input current              |  | -50                 | -    | +50                 | μA   |
| CI                     | input capacitance                     |  | -                   | 4    | -                   | pF   |

| Symbol                 | Parameter                                     | Conditions   | Min                 | Тур                  | Max                 | Unit |
|------------------------|---|--|---------------------|----------------------|---------------------|------|
| Digital outp           | outs, CMOS mode: pins D11 to D0               | , OTR, DAV   |                     |                      |                     |      |
| Output level           | s, V <sub>DDO</sub> = 3 V                     |  |                     |                      |                     |      |
| V <sub>OL</sub>        | LOW-level output voltage                      |  | OGND                | -                    | $0.2V_{\text{DDO}}$ | V    |
| V <sub>OH</sub>        | HIGH-level output voltage                     |  | $0.8V_{\text{DDO}}$ | -                    | $V_{DDO}$           | V    |
| Co                     | output capacitance                            | high impedance; $\overline{OE}$ = HIGH                 | -                   | 3                    | -                   | pF   |
| Output level           | s, V <sub>DDO</sub> = 1.8 V                   |  |                     |                      |                     |      |
| V <sub>OL</sub>        | LOW-level output voltage                      |  | OGND                | -                    | $0.2V_{\text{DDO}}$ | V    |
| V <sub>OH</sub>        | HIGH-level output voltage                     |  | $0.8V_{DDO}$        | -                    | $V_{DDO}$           | V    |
| Digital outp           | uts, LVDS mode: pins D11P to D0               | P, D11M to D0M, DAVP and DAVM                          |                     |                      |                     |      |
| Output level           | s, $V_{DDO}$ = 3 V only, $R_L$ = 100 $\Omega$ |  |                     |                      |                     |      |
| V <sub>O(offset)</sub> | output offset voltage                         | output buffer current set to 3.5 mA                    | -                   | 1.2                  | -                   | V    |
| V <sub>O(dif)</sub>    | differential output voltage                   | output buffer current set to 3.5 mA                    | -                   | 350                  | -                   | mV   |
| Co                     | output capacitance                            |  | -                   | 3                    | -                   | pF   |
| Analog inp             | uts: pins INP and INM                         |  |                     |                      |                     |      |
| lı                     | input current                                 |  | -5                  | -                    | +5                  | μA   |
| R <sub>i(dif)</sub>    | differential input resistance                 |  | -                   | 19.8                 | -                   | kΩ   |
| C <sub>i(dif)</sub>    | differential input capacitance                |  | -                   | 2.8                  | -                   | pF   |
| V <sub>I(cm)</sub>     | common-mode input voltage                     | $V_{INP} = V_{INM}$                                    | 1.1                 | 1.5                  | 2.5                 | V    |
| B <sub>i</sub>         | input bandwidth                               |  | -                   | 650                  | -                   | MHz  |
| V <sub>I(dif)</sub>    | differential input voltage                    | peak-to-peak   | 1                   | -                    | 2                   | V    |
| Common m               | ode output voltage: pin VCM                   |  |                     |                      |                     |      |
| V <sub>O(cm)</sub>     | common-mode output voltage                    |  | -                   | V <sub>DDA</sub> / 2 | -                   | V    |
| I <sub>O(cm)</sub>     | common-mode output current                    |  | -                   | 4                    | -                   | mA   |
| I/O reference          | e voltage: pin VREF                           |  |                     |                      |                     |      |
| V <sub>VREF</sub>      | voltage on pin VREF                           | output   | 0.5                 | -                    | 1                   | V    |
|                        |   | input  | 0.5                 | -                    | 1                   | V    |
| Accuracy               |   |  |                     |                      |                     |      |
| INL                    | integral non-linearity                        |  | -                   | ±0.25                | -                   | LSB  |
| DNL                    | differential non-linearity                    | guaranteed no missing codes                            | -0.25               | ±0.12                | +0.25               | LSB  |
| E <sub>offset</sub>    | offset error                                  |  | -                   | ±2                   | -                   | mV   |
| E <sub>G</sub>         | gain error                                    | full-scale   |                     | ±0.5                 |                     | %    |
| Supply                 |   |  |                     |                      |                     |      |
| PSRR                   | power supply rejection ratio                  | 200 mV (p-p) on V <sub>DDA</sub> ; f <sub>i</sub> = DC | -                   | -54                  | -                   | dB   |

[1] Typical values measured at  $V_{DDA}$  = 3 V,  $V_{DDO}$  = 1.8 V,  $T_{amb}$  = 25 °C and  $C_L$  = 5 pF; minimum and maximum values are across the full temperature range  $T_{amb}$  = -40 °C to +85 °C at  $V_{DDA}$  = 3 V,  $V_{DDO}$  = 1.8 V;  $V_{INP} - V_{INM}$  = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

# Integrated Device Technology

Single 12-bit ADC; CMOS or LVDS DDR digital outputs

ADC1210S

series

## **10. Dynamic characteristics**

#### **10.1 Dynamic characteristics**

#### Table 7. Dynamic characteristics<sup>[1]</sup>

| Symbol          | Parameter        | Conditions               | AD  | C1210S | 065 | AD  | C1210S | 080 | AD  | C1210S | 105 | AD  | C1210S <sup>2</sup> | 125 | Unit |
|-----------------|------------------|--------------------------|-----|--------|-----|-----|--------|-----|-----|--------|-----|-----|---------------------|-----|------|
|                 |                  |                          | Min | Тур    | Мах | Min | Тур    | Max | Min | Тур    | Max | Min | Тур                 | Max |      |
| Analog s        | ignal processing |                          |     |        |     |     |        |     |     |        |     |     |                     | 1   |      |
| α <sub>2H</sub> | second harmonic  | f <sub>i</sub> = 3 MHz   | -   | 87     | -   | -   | 87     | -   | -   | 86     | -   | -   | 88                  | -   | dBc  |
|                 | level            | f <sub>i</sub> = 30 MHz  | -   | 86     | -   | -   | 86     | -   | -   | 86     | -   | -   | 87                  | -   | dBc  |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 85     | -   | -   | 85     | -   | -   | 84     | -   | -   | 85                  | -   | dBc  |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 82     | -   | -   | 82     | -   | -   | 81     | -   | -   | 83                  | -   | dBc  |
| α <sub>3H</sub> | third harmonic   | f <sub>i</sub> = 3 MHz   | -   | 86     | -   | -   | 86     | -   | -   | 85     | -   | -   | 87                  | -   | dBc  |
|                 | level            | f <sub>i</sub> = 30 MHz  | -   | 85     | -   | -   | 85     | -   | -   | 85     | -   | -   | 86                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 84     | -   | -   | 84     | -   | -   | 83     | -   | -   | 84                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 81     | -   | -   | 81     | -   | -   | 80     | -   | -   | 82                  | -   | dBo  |
| THD             | total harmonic   | f <sub>i</sub> = 3 MHz   | -   | 83     | -   | -   | 83     | -   | -   | 82     | -   | -   | 84                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 30 MHz  | -   | 82     | -   | -   | 82     | -   | -   | 82     | -   | -   | 83                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 81     | -   | -   | 81     | -   | -   | 80     | -   | -   | 81                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 78     | -   | -   | 78     | -   | -   | 77     | -   | -   | 79                  | -   | dBo  |
| ENOB            | effective number | f <sub>i</sub> = 3 MHz   | -   | 11.3   | -   | -   | 11.3   | -   | -   | 11.3   | -   | -   | 11.3                | -   | bits |
|                 | of bits          | f <sub>i</sub> = 30 MHz  | -   | 11.3   | -   | -   | 11.3   | -   | -   | 11.3   | -   | -   | 11.2                | -   | bits |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 11.2   | -   | -   | 11.2   | -   | -   | 11.2   | -   | -   | 11.2                | -   | bits |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 11.1   | -   | -   | 11.1   | -   | -   | 11.1   | -   | -   | 11.1                | -   | bits |
| SNR             | signal-to-noise  | f <sub>i</sub> = 3 MHz   | -   | 70.0   | -   | -   | 69.9   | -   | -   | 69.8   | -   | -   | 69.6                | -   | dBł  |
|                 | ratio            | f <sub>i</sub> = 30 MHz  | -   | 69.5   | -   | -   | 69.5   | -   | -   | 69.5   | -   | -   | 69.4                | -   | dBF  |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 69.2   | -   | -   | 69.2   | -   | -   | 69.1   | -   | -   | 69.0                | -   | dBF  |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 68.8   | -   | -   | 68.8   | -   | -   | 68.7   | -   | -   | 68.6                | -   | dBF  |
| SFDR            | spurious-free    | f <sub>i</sub> = 3 MHz   | -   | 86     | -   | -   | 86     | -   | -   | 85     | -   | -   | 87                  | -   | dBo  |
|                 | dynamic range    | f <sub>i</sub> = 30 MHz  | -   | 85     | -   | -   | 85     | -   | -   | 85     | -   | -   | 86                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 70 MHz  | -   | 84     | -   | -   | 84     | -   | -   | 83     | -   | -   | 84                  | -   | dBo  |
|                 |                  | f <sub>i</sub> = 170 MHz | -   | 81     | -   | -   | 81     | -   | -   | 80     | -   | -   | 82                  | -   | dBo  |

ADC1210S\_SER 3
Product data sheet

#### Table 7. Dynamic characteristics<sup>[1]</sup> ...continued

| ADC   | Table 7. | Dynamic charac                | teristics <sup>[1]</sup> continued |     |        |     |     |        |     |     |        |     |     |         |     |      |
|-------|----------|-------------------------------|------------------------------------|-----|--------|-----|-----|--------|-----|-----|--------|-----|-----|---------|-----|------|
| 1210S | Symbol   | Parameter                     | Conditions                         | AD  | C1210S | 065 | AD  | C1210S | 080 | AD  | C1210S | 105 | AD  | C1210S1 | 25  | Unit |
| SER 3 |          |                               |                                    | Min | Тур    | Max | Min | Тур    | Max | Min | Тур    | Max | Min | Тур     | Max |      |
| Ű     | IMD      | Intermodulation<br>distortion | f <sub>i</sub> = 3 MHz             | -   | 89     | -   | -   | 89     | -   | -   | 88     | -   | -   | 89      | -   | dBc  |
|       |          |                               | f <sub>i</sub> = 30 MHz            | -   | 88     | -   | -   | 88     | -   | -   | 88     | -   | -   | 88      | -   | dBc  |
|       |          |                               | f <sub>i</sub> = 70 MHz            | -   | 87     | -   | -   | 87     | -   | -   | 86     | -   | -   | 86      | -   | dBc  |
|       |          |                               | f <sub>i</sub> = 170 MHz           | -   | 84     | -   | -   | 85     | -   | -   | 83     | -   | -   | 84      | -   | dBc  |

[1] Typical values measured at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V, T<sub>amb</sub> = 25 °C and C<sub>L</sub> = 5 pF; minimum and maximum values are across the full temperature range T<sub>amb</sub> = -40 °C to +85 °C at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V; V<sub>INP</sub> - V<sub>INM</sub> = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

#### 10.2 Clock and digital output timing

#### Clock input and digital output timing characteristics<sup>[1]</sup> Table 8.

| Symbol                      | Parameter              | Conditions               | AD   | C1210S | 065  | ADC1210S080 |      | AD   | C1210S | 105  | ADC1210S125 |      | Unit |      |                 |
|-----------------------------|------------------------|--------------------------|------|--------|------|-------------|------|------|--------|------|-------------|------|------|------|-----------------|
|                             |                        |                          | Min  | Тур    | Max  | Min         | Тур  | Max  | Min    | Тур  | Max         | Min  | Тур  | Мах  |                 |
| <b>Clock tim</b>            | ing input: pins (      | CLKP and CLKM            | •    |        |      |             |      |      |        |      |             |      |      |      |                 |
| f <sub>clk</sub>            | clock<br>frequency     |                          | 40   | -      | 65   | 60          | -    | 80   | 75     | -    | 105         | 100  | -    | 125  | MHz             |
| t <sub>lat(data)</sub>      | data latency<br>time   |                          | -    | 13.5   | -    | -           | 13.5 | -    | -      | 13.5 | -           | -    | 13.5 | -    | clock<br>cycles |
| $\delta_{clk}$ clock duty   | •                      | DCS_EN = logic 1         | 30   | 50     | 70   | 30          | 50   | 70   | 30     | 50   | 70          | 30   | 50   | 70   | %               |
|                             | cycle                  | DCS_EN = logic 0         | 45   | 50     | 55   | 45          | 50   | 55   | 45     | 50   | 55          | 45   | 50   | 55   | %               |
| t <sub>d(s)</sub>           | sampling<br>delay time |                          | -    | 0.8    | -    | -           | 0.8  | -    | -      | 0.8  | -           | -    | 0.8  | -    | ns              |
| t <sub>wake</sub>           | wake-up time           |                          | -    | 76     | -    | -           | 76   | -    | -      | 76   | -           | -    | 76   | -    | μS              |
| CMOS mo                     | de timing output       | ut: pins D11 to D0 and D | AV   |        |      |             |      |      |        |      |             |      |      |      |                 |
| t <sub>PD</sub> propagation | propagation            | DATA                     | 13.6 | 14.9   | 16.4 | 11.9        | 12.9 | 14.4 | 8.0    | 10.8 | 12.4        | 8.2  | 9.7  | 11.3 | ns              |
|                             | delay                  | DAV                      | -    | 4.2    | -    | -           | 3.6  | -    | -      | 3.3  | -           | -    | 3.4  | -    | ns              |
| t <sub>su</sub>             | set-up time            |                          | -    | 12.5   | -    | -           | 9.8  | -    | -      | 6.8  | -           | -    | 5.6  | -    | ns              |
| t <sub>h</sub>              | hold time              |                          | -    | 3.4    | -    | -           | 3.3  | -    | -      | 3.1  | -           | -    | 2.8  | -    | ns              |
| t <sub>r</sub>              | rise time              | DATA [2]                 | 0.39 | -      | 2.4  | 0.39        | -    | 2.4  | 0.39   | -    | 2.4         | 0.39 | -    | 2.4  | ns              |
|                             |                        | DAV                      | 0.26 | -      | 2.4  | 0.26        | -    | 2.4  | 0.26   | -    | 2.4         | 0.26 | -    | 2.4  | ns              |
| t <sub>f</sub>              | fall time              | DATA [2]                 | 0.19 | -      | 2.4  | 0.19        | -    | 2.4  | 0.19   | -    | 2.4         | 0.19 | -    | 2.4  | ns              |

Single 12-bit ADC; CMOS or LVDS DDR digital outputs

DC1210S

series

#### Table 8. Clock input and digital output timing characteristics<sup>[1]</sup> ...continued


| Symbol Parameter |               | Conditions               | ADC1210S065 |          | ADC1210S080 |        | ADC1210S105 |         | ADC1210S125 |     | Unit |      |     |     |    |
|------------------|---------------|--------------------------|-------------|----------|-------------|--------|-------------|---------|-------------|-----|------|------|-----|-----|----|
|                  |               |                          | Min         | Тур      | Max         | Min    | Тур         | Max     | Min         | Тур | Max  | Min  | Тур | Мах |    |
| LVDS DD          | R mode timing | output: pins D10_D11_P t | o D0_D1     | I_P, D10 | _D11_M      | to D0_ | D1_M, D     | AVP and | d DAVM      |     |      |      |     |     |    |
| t <sub>PD</sub>  | propagation   | DATA                     | 3.3         | 5.1      | 7.6         | 2.9    | 4.6         | 7.1     | 2.5         | 4.2 | 6.8  | 2.2  | 4.0 | 6.6 | ns |
|                  | delay         | DAV                      | -           | 2.8      | -           | -      | 2.5         | -       | -           | 2.3 | -    | -    | 2.2 | -   | ns |
| t <sub>su</sub>  | set-up time   |                          | -           | 5.4      | -           | -      | 4.1         | -       | -           | 2.6 | -    | -    | 1.9 | -   | ns |
| t <sub>h</sub>   | hold time     |                          | -           | 2.2      | -           | -      | 2.0         | -       | -           | 1.8 | -    | -    | 1.7 | -   | ns |
| t <sub>r</sub>   | rise time     | DATA <sup>[3]</sup>      | 0.5         | -        | 5           | 0.5    | -           | 5       | 0.5         | -   | 5    | 0.5  | -   | 5   | ns |
|                  |               | DAV                      | 0.18        | -        | 2.4         | 0.18   | -           | 2.4     | 0.18        | -   | 2.4  | 0.18 | -   | 2.4 | ns |
| t <sub>f</sub>   | fall time     | DATA <sup>[3]</sup>      | 0.15        | -        | 1.6         | 0.15   | -           | 1.6     | 0.15        | -   | 1.6  | 0.15 | -   | 1.6 | ns |


[1] Typical values measured at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V, T<sub>amb</sub> = 25 °C and C<sub>L</sub> = 5 pF; minimum and maximum values are across the full temperature range T<sub>amb</sub> = -40 °C to +85 °C at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V; V<sub>INP</sub> - V<sub>INM</sub> = -1 dBFS; internal reference mode; applied to CMOS and LVDS interface; unless otherwise specified.

[2] Measured between 20 % to 80 % of  $V_{\text{DDO}}.$ 

[3] Rise time measured from -50 mV to +50 mV; fall time measured from +50 mV to -50 mV.

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs






#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs

#### 10.3 SPI timings


#### Table 9. SPI timings characteristics<sup>[1]</sup>

| Symbol                | Parameter               | Conditions        | Min | Тур | Max | Unit |
|-----------------------|-------------------------|-------------------|-----|-----|-----|------|
| $t_{w(SCLK)}$         | SCLK pulse width        |                   | -   | 40  | -   | ns   |
| t <sub>w(SCLKH)</sub> | SCLK HIGH pulse width   |                   | -   | 16  | -   | ns   |
| $t_{w(SCLKL)}$        | SCLK LOW pulse width    |                   | -   | 16  | -   | ns   |
| t <sub>su</sub>       | set-up time             | data to SCLK HIGH | -   | 5   | -   | ns   |
|                       |                         | CS to SCLK HIGH   | -   | 5   | -   | ns   |
| t <sub>h</sub>        | hold time               | data to SCLK HIGH | -   | 2   | -   | ns   |
|                       |                         | CS to SCLK HIGH   | -   | 2   | -   | ns   |
| f <sub>clk(max)</sub> | maximum clock frequency |                   | -   | 25  | -   | MHz  |
|                       |                         |                   |     |     |     |      |

[1] Typical values measured at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V, T<sub>amb</sub> = 25 °C and C<sub>L</sub> = 5 pF; minimum and maximum values are across the full temperature range T<sub>amb</sub> = -40 °C to +85 °C at V<sub>DDA</sub> = 3 V, V<sub>DDO</sub> = 1.8 V.



#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs



#### **10.4 Typical characteristics**


T = 25 °C;  $V_{DD}$  = 3 V;  $f_i$  = 170 MHz;  $f_s$  = 125 Msps (1) DCS on (1) DCS on (2) DCS off Fig 9. SFDR as a function of duty cycle ( $\delta$ )

(2) DCS off

Fig 10. SNR as a function of duty cycle (δ)

T = 25 °C;  $V_{DD}$  = 3 V;  $f_i$  = 170 MHz;  $f_s$  = 125 Msps

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs



### **11. Application information**


#### **11.1 Device control**

The ADC1210S can be controlled via SPI or directly via the I/O pins (Pin control mode).

#### 11.1.1 SPI and Pin control modes

The device enters Pin control mode at power-up, and remains in this mode as long as pin  $\overline{CS}$  is held HIGH. In Pin control mode, the SPI pins SDIO,  $\overline{CS}$  and SCLK are used as static control pins.

SPI control mode is enabled by forcing pin  $\overline{CS}$  LOW. Once SPI control mode has been enabled, the device remains in this mode. The transition from Pin control mode to SPI control mode is illustrated in Figure 15.



When the device enters SPI control mode, the output data standard and data format are determined by the level on pin SDIO at the instant a transition is triggered by a falling edge on pin  $\overline{\text{CS}}$ .

#### **11.1.2** Operating mode selection

The active ADC1210S operating mode (Power-up, Power-down or Sleep) can be selected via the SPI interface (see Table 20) or by using pins PWD and  $\overline{OE}$  in Pin control mode, as described in Table 10.

|         | - <u>-</u> |                | A / / I I I I |
|---------|------------|----------------|---------------|
| Pin PWD | Pin OE     | Operating mode | Output high-Z |
| LOW     | LOW        | Power-up       | no            |
| LOW     | HIGH       | Power-up       | yes           |
| HIGH    | LOW        | Sleep          | yes           |
| HIGH    | HIGH       | Power-down     | yes           |

#### Table 10. Operating mode selection via pin PWD and $\overline{OE}$

#### **11.1.3** Selecting the output data standard

The output data standard (CMOS or LVDS DDR) can be selected via the SPI interface (see Table 23) or by using pin ODS in Pin control mode. LVDS DDR is selected when ODS is HIGH, otherwise CMOS is selected.

#### 11.1.4 Selecting the output data format

The output data format can be selected via the SPI interface (offset binary, two's complement or gray code; see Table 23) or by using pin DFS in Pin control mode (offset binary or two's complement). Offset binary is selected when DFS is LOW. When DFS is HIGH. two's complement is selected.


#### 11.2 Analog inputs

#### 11.2.1 Input stage

The analog input of the ADC1210S supports a differential or a single-ended input drive. Optimal performance is achieved using differential inputs with the common-mode input voltage (V<sub>I(cm)</sub>) on pins INP and INM set to 0.5V<sub>DDA</sub>.

The full-scale analog input voltage range is configurable between 1 V (p-p) and 2 V (p-p) via a programmable internal reference (see Section 11.3 and Table 22).

The equivalent circuit of the sample and hold input stage, including Electrostatic Discharge (ESD) protection and circuit and package parasitics, is shown in Figure 16.



#### Fig 16. Input sampling circuit

The sample phase occurs when the internal clock (derived from the clock signal on pin CLKP/CLKM) is HIGH. The voltage is then held on the sampling capacitors. When the clock signal goes LOW, the stage enters the hold phase and the voltage information is transmitted to the ADC core.


#### 11.2.2 Anti-kickback circuitry

Anti-kickback circuitry (R-C filter in Figure 17) is needed to counteract the effects of a charge injection generated by the sampling capacitance.

The RC filter is also used to filter noise from the signal before it reaches the sampling stage. The value of the capacitor should be chosen to maximize noise attenuation without degrading the settling time excessively.

ADC1210S SER 3

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs




The component values are determined by the input frequency and should be selected so as not to affect the input bandwidth.

| Table The Tee Coupling Verous input nequency, typical values |             |       |  |  |  |
|--|-------------|-------|--|--|--|
| Input frequency  | R           | C     |  |  |  |
| 3 MHz  | 25 Ω        | 12 pF |  |  |  |
| 70 MHz   | <b>12</b> Ω | 8 pF  |  |  |  |
| 170 MHz  | <b>12</b> Ω | 8 pF  |  |  |  |

#### Table 11. RC coupling versus input frequency, typical values


#### 11.2.3 Transformer

The configuration of the transformer circuit is determined by the input frequency. The configuration shown in Figure 18 would be suitable for a baseband application.



The configuration shown in Figure 19 is recommended for high frequency applications. In both cases, the choice of transformer is a compromise between cost and performance.

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs




#### 11.3 System reference and power management

#### 11.3.1 Internal/external references

The ADC1210S has a stable and accurate built-in internal reference voltage to adjust the ADC full-scale. This reference voltage can be set internally via SPI or with pins VREF and SENSE (programmable in 1 dB steps between 0 dB and –6 dB via control bits INTREF[2:0] when bit INTREF\_EN = logic 1; see Table 22). See Figure 21 to Figure 24. The equivalent reference circuit is shown in Figure 20. An external reference is also possible by providing a voltage on pin VREF as described in Figure 23.

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs



#### Fig 20. Reference equivalent schematic

If bit INTREF\_EN is set to logic 0, the reference voltage is determined either internally or externally as detailed in Table 12.


#### Table 12. Reference selection

| Selection                       | SPI bit<br>INTREF_EN | SENSE pin                       | VREF pin  | Full-scale (p-p) |
|---------------------------------|----------------------|---------------------------------|---|------------------|
| internal<br>(Figure 21)         | 0                    | AGND                            | 330 pF capacitor to AGND                              | 2 V              |
| internal<br>(Figure 22)         | 0                    | pin VREF conn<br>a 330 pF capad | ected to pin SENSE and via<br>citor to AGND           | 1 V              |
| external<br>(Figure 23)         | 0                    | V <sub>DDA</sub>                | external voltage between 0.5 V and 1 V <sup>[1]</sup> | 1 V to 2 V       |
| internal via SPI<br>(Figure 24) | 1                    | pin VREF conn<br>330 pF capacit | ected to pin SENSE and via or to AGND                 | 1 V to 2 V       |

[1] The voltage on pin VREF is doubled internally to generate the internal reference voltage.

Figure 21 to Figure 24 illustrate how to connect the SENSE and VREF pins to select the required reference voltage source.

#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs



#### 11.3.2 Programmable full-scale


The full-scale is programmable between 1 V (peak-to-peak) to 2 V (peak-to-peak) (see Table 13).

#### Table 13. Reference SPI gain control

| INTREF[2:0] | Gain (dB) | Full-scale (V (p-p)) |  |
|-------------|-----------|----------------------|--|
| 000         | 0         | 2                    |  |
| 001         | –1        | 1.78                 |  |
| 010         | -2        | 1.59                 |  |
| 011         | -3        | 1.42                 |  |
| 100         | -4        | 1.26                 |  |
| 101         | -5        | 1.12                 |  |
| 110         | -6        | 1                    |  |
| 111         | reserved  | x                    |  |

#### 11.3.3 Common-mode output voltage (V<sub>O(cm)</sub>)

A 0.1  $\mu$ F filter capacitor should be connected between pin VCM and ground to ensure a low-noise common-mode output voltage. When AC-coupled, pin VCM can then be used to set the common-mode reference for the analog inputs, for instance via a transformer middle point.




#### 11.3.4 Biasing

The common-mode input voltage ( $V_{I(cm)}$ ) on pins INP and INM should be set externally to 0.5 $V_{DDA}$  for optimal performance and should always be between 0.9 V and 2 V.


#### 11.4 Clock input

#### 11.4.1 Drive modes

The ADC1210S can be driven differentially (LVPECL). It can also be driven by a single-ended Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) signal connected to pin CLKP (pin CLKM should be connected to ground via a capacitor) or pin CLKM (pin CLKP should be connected to ground via a capacitor).




#### Single 12-bit ADC; CMOS or LVDS DDR digital outputs



#### 11.4.2 Equivalent input circuit

The equivalent circuit of the input clock buffer is shown in Figure 28. The common-mode voltage of the differential input stage is set via internal 5 k $\Omega$  resistors.



Single-ended or differential clock inputs can be selected via the SPI interface (see Table 21). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control bit SE\_SEL.

If single-ended is implemented without setting bit SE\_SEL to the appropriate value, the unused pin should be connected to ground via a capacitor.

#### 11.4.3 Duty cycle stabilizer

The duty cycle stabilizer can improve the overall performance of the ADC by compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is active (bit DCS\_EN = logic 1; see Table 21), the circuit can handle signals with duty cycles of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS\_EN = logic 0), the input clock signal should have a duty cycle of between 45 % and 55 %.

#### 11.4.4 Clock input divider


The ADC1210S contains an input clock divider that divides the incoming clock by a factor of 2 (when bit CLKDIV = logic 1; see Table 21). This feature allows the user to deliver a higher clock frequency with better jitter performance, leading to a better SNR result once acquisition has been performed.

#### 11.5 Digital outputs

#### 11.5.1 Digital output buffers: CMOS mode

The digital output buffers can be configured as CMOS by setting bit LVDS\_CMOS to logic 0 (see Table 23).

Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS digital output buffer is shown in Figure 29. The buffer is powered by a separate power supply, pins OGND and VDDO, to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core. Each buffer can be loaded by a maximum of 10 pF.




ADC1210S SER 3


The output resistance is 50  $\Omega$  and is the combination of an internal resistor and the equivalent output resistance of the buffer. There is no need for an external damping resistor. The drive strength of both data and DAV buffers can be programmed via the SPI in order to adjust the rise and fall times of the output digital signals (see Table 30).

#### 11.5.2 Digital output buffers: LVDS DDR mode

The digital output buffers can be configured as LVDS DDR by setting bit LVDS\_CMOS to logic 1 (see Table 23).



Each output should be terminated externally with a 100  $\Omega$  resistor (typical) at the receiver side (Figure 30) or internally via SPI control bits LVDS\_INT\_TER[2:0] (see Figure 31 and Table 32).



The default LVDS DDR output buffer current is set to 3.5 mA. It can be programmed via the SPI (bits DAVI[1:0] and DATAI[1:0]; see Table 31) in order to adjust the output logic voltage levels.

| Table 14. LVDS DDR output register 2 |                             |
|--------------------------------------|-----------------------------|
| LVDS_INT_TER[2:0]                    | Resistor value ( $\Omega$ ) |
| 000                                  | no internal termination     |
| 001                                  | 300                         |
| 010                                  | 180                         |
| 011                                  | 110                         |
| 100                                  | 150                         |
| 101                                  | 100                         |
| 110                                  | 81                          |
| 111                                  | 60                          |

#### 11.5.3 DAta Valid (DAV) output clock

A data valid output clock signal (DAV) can be used to capture the data delivered by the ADC1210S. Detailed timing diagrams for CMOS and LVDS DDR modes are shown in Figure 4 and Figure 5 respectively.

#### 11.5.4 Out-of-Range (OTR)

An out-of-range signal is provided on pin OTR. The latency of OTR is fourteen clock cycles. The OTR response can be speeded up by enabling Fast OTR (bit FASTOTR = logic 1; see Table 29). In this mode, the latency of OTR is reduced to only four clock cycles. The Fast OTR detection threshold (below full-scale) can be programmed via bits FASTOTR\_DET[2:0].

| FASTOTR_DET[2:0] | Detection level (dB) |  |
|------------------|----------------------|--|
| 000              | -20.56               |  |
| 001              | -16.12               |  |
| 010              | -11.02               |  |
| 011              | -7.82                |  |
| 100              | -5.49                |  |
| 101              | -3.66                |  |
| 110              | -2.14                |  |
| 111              | -0.86                |  |

#### Table 15. Fast OTR register

#### 11.5.5 Digital offset

By default, the ADC1210S delivers output code that corresponds to the analog input. However it is possible to add a digital offset to the output code via the SPI (bits DIG\_OFFSET[5:0]; see Table 25).

#### 11.5.6 Test patterns

For test purposes, the ADC1210S can be configured to transmit one of a number of predefined test patterns (via bits TESTPAT\_SEL[2:0]; see Table 26). A custom test pattern can be defined by the user (TESTPAT\_USER[11:0]; see Table 27 and Table 28) and is selected when TESTPAT\_SEL[2:0] = 101. The selected test pattern is transmitted regardless of the analog input.