



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# 4-CHANNEL HD AUDIO CODEC WITH QUAD DIGITAL MICROPHONE INTERFACE

STAC9204/9205

## Description

The STAC9204/9205 are high fidelity, 4-channel HD Audio CODECs that enable 2.0 Audio with simultaneous Real-Time Communication such as VoIP, conferencing, voice command and control, etc. Up to four digital microphones are supported, enabling high quality voice input for increased usability of voice applications.

## Features

- High performance SD technology
  - 103dB DAC SNR
  - 90dB ADC SNR
- Two stereo DACs and two stereo ADCs
  - Supports 2.0 Audio with simultaneous Real-Time Communication (RTC) channel such as VoIP or separate stereo audio stream
  - Provides mono output for laptop sub-woofer
- 24-bit resolution with up to 192 KHz sample rates
- Supports advanced chipsets with flexible 1.5 V to 3.3 V signaling
- Digital microphone interface
  - Direct interface to up to four digital microphones
- Analog stereo microphone
  - Microphone Boost 0, 10, 20, 30, 40dB
  - Five adjustable Vref outputs for microphone bias
- Universal Jacks™ functionality for jack retasking
- S/PDIF In and Out
- Two-pin volume up/down control
- Digital PC BEEP to all outputs
- +3.3 V, +4 V, +4.5 V and +5 V analog power supply options

- Optimized and flexible power management
- 48-pin LQFP and 48-pad QFN environmental package


## Software Support

- SKPI (Kernel Processing Interface)
  - Enables plug-ins that can operate globally on all audio streams of the system
  - 12 band parametric equalizer SKPI plug-in
    - Constant, system-level effects tuned to optimize a particular platform can be combined with user-mode “presets” tailored for specific acoustical environments and applications
    - System-level effects automatically disabled when external audio connections made
- Dynamics Processing SKPI plug-in
  - Enables improved voice articulation
  - Compressor/limiter allows higher average noise level without resonances

## Third Party Partners

- Dolby PC Entertainment Experience Logo Program
  - Dolby Home Theater™ (HT)
  - Dolby Sound Room™ (SR)
- Dolby Technologies
  - Dolby Headphone™, Dolby Virtual Speaker™
  - Dolby ProLogic II™, Dolby ProLogic IIx™
  - Dolby Digital Live™ (DDL)
- Intel Audio Studio™ from Sonic Focus
- Maxx Player™ from Waves
- Microphone Beam Forming, Acoustic Echo Cancellation, and Noise Suppression from Knowles™

## Block Diagram



## TABLE OF CONTENTS

<b>1. DESCRIPTION</b> .....	<b>13</b>
1.1. Overview .....	13
1.2. Block Diagram .....	14
1.3. Detailed Description .....	15
1.3.1. Low-voltage High Definition Audio Link Signaling .....	15
1.3.2. Digital Microphone Support .....	15
1.3.3. Volume/Digital Microphone/GPIO Selection .....	20
1.3.4. VRefOut/GPIO Selection .....	20
1.3.5. SPDIF Input .....	20
1.3.6. SPDIF Output .....	20
1.3.7. Mono Output .....	21
1.3.8. Universal Jacks™ .....	21
1.3.9. Power Management .....	23
1.3.10. Analog PC-Beep .....	23
1.3.11. Headphone Drivers .....	23
1.3.12. Device IDs .....	24
<b>2. CHARACTERISTICS</b> .....	<b>25</b>
2.1. Electrical Specifications .....	25
2.1.1. Absolute Maximum Ratings .....	25
2.1.2. Recommended Operating Conditions .....	25
2.2. 5.0 V, 4.5 V, 4.0 V and 3.3 V Analog Performance Characteristics.....	26
2.3. Power Requirements .....	30
2.3.1. Digital Current Requirements .....	30
2.3.2. Analog Current Requirements .....	30
<b>3. WIDGET INFORMATION AND SUPPORTED COMMAND VERBS</b> .....	<b>31</b>
3.1. Widget List STAC9204/9205 .....	32
3.2. Pin Configuration Default Register Settings .....	33
3.3. Widget Information .....	34
3.4. Supported Command Verbs and Responses .....	35
3.4.1. Root Node (NID = 0x00) .....	35
3.4.2. AFG Node (NID = 0x01) .....	36
3.4.3. PortA Node (NID = 0x0A) .....	65
3.4.4. PortB Node (NID = 0x0B) .....	72
3.4.5. PortC Node (NID = 0x0C) .....	78
3.4.6. PortD Node (NID = 0x0D) .....	84
3.4.7. PortE Node (NID = 0x0E) .....	89
3.4.8. PortF Node (NID = 0x0F) .....	95
3.4.9. DAC0 Node (NID = 0x10) .....	101
3.4.10. DAC1 Node (NID = 0x11) .....	106
3.4.11. ADC0 Node (NID = 0x12) .....	110
3.4.12. ADC1 Node (NID = 0x13) .....	115
3.4.13. PortMonoOut Node (NID = 0x14) .....	120
3.4.14. MonoOutMix Node (NID = 0x15) .....	125
3.4.15. CD Node (NID = 0x16) .....	127
3.4.16. DigMic0 Node (NID = 0x17) .....	130
3.4.17. DigMic1 Node (NID = 0x18) .....	134
3.4.18. InPort0Mux Node (NID = 0x19) .....	137
3.4.19. InPort1Mux Node (NID = 0x1A) .....	141
3.4.20. InPort0Vol Node (NID = 0x1B) .....	146
3.4.21. InPort1Vol Node (NID = 0x1C) .....	149
3.4.22. ADC0Mux Node (NID = 0x1D) .....	151
3.4.23. ADC1Mux Node (NID = 0x1E) .....	156

3.4.24. SPDIFOut Node (NID = 0x1F) .....	160
3.4.25. SPDIFIn Node (NID = 0x20) .....	165
3.4.26. DigOut Node (NID = 0x21) .....	174
3.4.27. DigIn Node (NID = 0x22) .....	178
3.4.28. PCBeep Node (NID = 0x23) .....	184
3.4.29. ExtVolume Node (NID = 0x24) .....	186
3.4.30. ModemVDW Node (NID = 0x25) .....	190
<b>4. ORDERING INFORMATION .....</b>	<b>194</b>
<b>5. PINOUTS .....</b>	<b>196</b>
5.1. Pin Assignment .....	196
5.2. Pin Descriptions .....	196
<b>6. DESIGN CONSIDERATIONS .....</b>	<b>199</b>
6.1. External Components .....	199
6.1.1. Decoupling Capacitor .....	199
6.1.2. Other Required Components .....	199
6.2. PCB Layout Recommendations .....	200
6.2.1. Vista WLP Compliance Requirements .....	200
<b>7. PACKAGE OUTLINE AND PACKAGE DIMENSIONS .....</b>	<b>202</b>
7.1. 48-Pad QFN Package .....	202
7.2. 48-Pin LQFP Package .....	203
<b>8. SOLDER REFLOW PROFILE .....</b>	<b>204</b>
8.1. Standard Reflow Profile Data .....	204
8.2. Pb Free Process - Package Classification Reflow Temperatures .....	205
<b>9. REVISION HISTORY .....</b>	<b>206</b>

## LIST OF FIGURES

Figure 1. STAC9204/9205 / STAC9204D/9205D Block Diagram .....	13
Figure 2. System Diagram .....	14
Figure 3. Single Digital Microphone .....	16
Figure 4. Stereo Digital Microphone Configuration .....	17
Figure 5. Quad Digital Microphone Configuration .....	18
Figure 6. STAC9204/9205 Widget Diagram .....	30
Figure 7. Solder Reflow Profile .....	189

## LIST OF TABLES

Table 1. STAC9205 Valid Digital Microphone Configurations .....	7
Table 2. DMIC_CLK, DMIC_0 and DMIC_1 Operation During Power States .....	7
Table 3. Jack Detect .....	13
Table 4. Impedance Sense .....	13
Table 5. Power Management .....	14
Table 6. Device IDs .....	15
Table 7. Performance Characteristics .....	17
Table 8. High Definition Audio Widget .....	23
Table 9. Pin Widget Configuration Default Settings .....	24
Table 10. Command Format for Verb with 4-bit Identifier .....	25
Table 11. Command Format for Verb with 12-bit Identifier .....	25

Table 12. Solicited Response Format .....	25
Table 13. Unsolicited Response Format .....	25
Table 14. Root PnpID Command Verb Format .....	26
Table 15. Root PnpID Command Response Format .....	26
Table 16. Root RevID Command Verb Format .....	26
Table 17. Root RevID Command Response Format .....	26
Table 18. Root NodeInfo Command Verb Format .....	27
Table 19. Root NodeInfo Command Response Format .....	27
Table 20. AFG NodeInfo Command Verb Format .....	27
Table 21. AFG NodeInfo Command Response Format .....	27
Table 22. AFG Type Command Verb Format .....	28
Table 23. AFG Type Command Response Format .....	28
Table 24. AFG GrpCap Command Verb Format .....	28
Table 25. AFG GrpCap Command Response Format .....	28
Table 26. AFG FrmtCap Command Verb Format .....	29
Table 27. AFG FrmtCap Command Response Format .....	29
Table 28. AFG StreamCap Command Verb Format .....	30
Table 29. AFG StreamCap Command Response Format .....	30
Table 30. AFG InAmpCap Command Verb Format .....	30
Table 31. AFG InAmpCap Command Response Format .....	31
Table 32. AFG PwrCap Command Verb Format .....	31
Table 33. AFG PwrCap Command Response Format .....	31
Table 34. AFG GPIOCap Command Verb Format .....	32
Table 35. AFG GPIOCap Command Response Format .....	32
Table 36. AFG OutAmpCap Command Verb Format .....	33
Table 37. AFG OutAmpCap Command Response Format .....	33
Table 38. AFG PwrState Command Verb Format .....	33
Table 39. AFG PwrState Command Response Format .....	33
Table 40. AFG UnsolResp Command Verb Format .....	34
Table 41. AFG UnsolResp Command Response Format .....	34
Table 42. AFG GPIO Command Verb Format .....	34
Table 43. AFG GPIO Command Response Format .....	35
Table 44. AFG GPIOEn Command Verb Format .....	35
Table 45. AFG GPIOEn Command Response Format .....	36
Table 46. AFG GPIODir Command Verb Format .....	36
Table 47. AFG GPIODir Command Response Format .....	36
Table 48. AFG GPIOWake Command Verb Format .....	37
Table 49. AFG GPIOWake Command Response Format .....	37
Table 50. AFG GPIOUnsol Command Verb Format .....	38
Table 51. AFG GPIOUnsol Command Response Format .....	38
Table 52. AFG GPIOSticky Command Verb Format .....	39
Table 53. AFG GPIOSticky Command Response Format .....	39
Table 54. AFG SubID Command Verb Format .....	40
Table 55. AFG SubID Command Response Format .....	41
Table 56. AFG GPIOInvert Command Verb Format .....	41
Table 57. AFG GPIOInvert Command Response Format .....	41
Table 58. AFG GPIODrive Command Verb Format .....	43
Table 59. AFG GPIODrive Command Response Format .....	43
Table 60. AFG AnaCtrl Command Verb Format .....	43
Table 61. AFG AnaCtrl Command Response Format .....	44
Table 62. AFG Supply Command Verb Format .....	44
Table 63. AFG Supply Command Response Format .....	45
Table 64. AFG DMicCtrl Command Verb Format .....	46
Table 65. AFG DMicCtrl Command Response Format .....	46
Table 66. AFG Reset Command Verb Format .....	46

Table 67. AFG Reset Command Response Format .....	47
Table 68. PortA WCap Command Verb Format .....	47
Table 69. PortA WCap Command Response Format .....	47
Table 70. PortA PinCap Command Verb Format .....	48
Table 71. PortA PinCap Command Response Format .....	48
Table 72. PortA ConnLen Command Verb Format .....	49
Table 73. PortA ConnLen Command Response Format .....	49
Table 74. PortA ConnLst Command Verb Format .....	49
Table 75. PortA ConnLst Command Response Format .....	49
Table 76. PortA ConnSelect Command Verb Format .....	50
Table 77. PortA ConnSelect Command Response Format .....	50
Table 78. PortA PinCtl Command Verb Format .....	50
Table 79. PortA PinCtl Command Response Format .....	50
Table 80. PortA UnsolResp Command Verb Format .....	51
Table 81. PortA UnsolResp Command Response Format .....	51
Table 82. PortA PinSense Command Verb Format .....	52
Table 83. PortA PinSense Command Response Format .....	52
Table 84. PortA PinConfig Command Verb Format .....	52
Table 85. PortA PinConfig Command Response Format .....	53
Table 86. PortB WCap Command Verb Format .....	53
Table 87. PortB WCap Command Response Format .....	53
Table 88. PortB PinCap Command Verb Format .....	54
Table 89. PortB PinCap Command Response Format .....	54
Table 90. PortB ConnLen Command Verb Format .....	55
Table 91. PortB ConnLen Command Response Format .....	55
Table 92. PortB ConnLst Command Verb Format .....	55
Table 93. PortB ConnLst Command Response Format .....	56
Table 94. PortB ConnSelect Command Verb Format .....	56
Table 95. PortB ConnSelect Command Response Format .....	56
Table 96. PortB PinCtl Command Verb Format .....	56
Table 97. PortB PinCtl Command Response Format .....	57
Table 98. PortB UnsolResp Command Verb Format .....	57
Table 99. PortB UnsolResp Command Response Format .....	57
Table 100. PortB PinSense Command Verb Format .....	58
Table 101. PortB PinSense Command Response Format .....	58
Table 102. PortB PinConfig Command Verb Format .....	58
Table 103. PortB PinConfig Command Response Format .....	59
Table 104. PortC WCap Command Verb Format .....	59
Table 105. PortC WCap Command Response Format .....	59
Table 106. PortC PinCap Command Verb Format .....	60
Table 107. PortC PinCap Command Response Format .....	60
Table 108. PortC ConnLen Command Verb Format .....	61
Table 109. PortC ConnLen Command Response Format .....	61
Table 110. PortC ConnLst Command Verb Format .....	62
Table 111. PortC ConnLst Command Response Format .....	62
Table 112. PortC PinCtl Command Verb Format .....	62
Table 113. PortC PinCtl Command Response Format .....	62
Table 114. PortC UnsolResp Command Verb Format .....	63
Table 115. PortC UnsolResp Command Response Format .....	63
Table 116. PortC PinSense Command Verb Format .....	64
Table 117. PortC PinSense Command Response Format .....	64
Table 118. PortC PinConfig Command Verb Format .....	64
Table 119. PortC PinConfig Command Response Format .....	65
Table 120. PortD WCap Command Verb Format .....	65
Table 121. PortD WCap Command Response Format .....	65

Table 122. PortD PinCap Command Verb Format .....	66
Table 123. PortD PinCap Command Response Format .....	66
Table 124. PortD ConnLen Command Verb Format .....	67
Table 125. PortD ConnLen Command Response Format .....	67
Table 126. PortD ConnLst Command Verb Format .....	67
Table 127. PortD ConnLst Command Response Format .....	68
Table 128. PortD PinCtl Command Verb Format .....	68
Table 129. PortD PinCtl Command Response Format .....	68
Table 130. PortD UnsolResp Command Verb Format .....	68
Table 131. PortD UnsolResp Command Response Format .....	69
Table 132. PortD PinSense Command Verb Format .....	69
Table 133. PortD PinSense Command Response Format .....	69
Table 134. PortD PinConfig Command Verb Format .....	70
Table 135. PortD PinConfig Command Response Format .....	70
Table 136. PortE WCap Command Verb Format .....	71
Table 137. PortE WCap Command Response Format .....	71
Table 138. PortE PinCap Command Verb Format .....	72
Table 139. PortE PinCap Command Response Format .....	72
Table 140. PortE ConnLen Command Verb Format .....	72
Table 141. PortE ConnLen Command Response Format .....	73
Table 142. PortE ConnLst Command Verb Format .....	73
Table 143. PortE ConnLst Command Response Format .....	73
Table 144. PortE PinCtl Command Verb Format .....	73
Table 145. PortE PinCtl Command Response Format .....	73
Table 146. PortE UnsolResp Command Verb Format .....	74
Table 147. PortE UnsolResp Command Response Format .....	74
Table 148. PortE PinSense Command Verb Format .....	75
Table 149. PortE PinSense Command Response Format .....	75
Table 150. PortE PinConfig Command Verb Format .....	75
Table 151. PortE PinConfig Command Response Format .....	76
Table 152. PortF WCap Command Verb Format .....	76
Table 153. PortF WCap Command Response Format .....	76
Table 154. PortF PinCap Command Verb Format .....	77
Table 155. PortF PinCap Command Response Format .....	77
Table 156. PortF ConnLen Command Verb Format .....	78
Table 157. PortF ConnLen Command Response Format .....	78
Table 158. PortF ConnLst Command Verb Format .....	79
Table 159. PortF ConnLst Command Response Format .....	79
Table 160. PortF PinCtl Command Verb Format .....	79
Table 161. PortF PinCtl Command Response Format .....	79
Table 162. PortF UnsolResp Command Verb Format .....	80
Table 163. PortF UnsolResp Command Response Format .....	80
Table 164. PortF PinSense Command Verb Format .....	81
Table 165. PortF PinSense Command Response Format .....	81
Table 166. PortF PinConfig Command Verb Format .....	81
Table 167. PortF PinConfig Command Response Format .....	82
Table 168. DAC0 CnvtrFmt Command Verb Format .....	82
Table 169. DAC0 CnvtrFmt Command Response Format .....	82
Table 170. DAC0 OutAmpRight Command Verb Format .....	83
Table 171. DAC0 OutAmpRight Command Response Format .....	84
Table 172. DAC0 OutAmpLeft Command Verb Format .....	84
Table 173. DAC0 OutAmpLeft Command Response Format .....	84
Table 174. DAC0 WCap Command Verb Format .....	84
Table 175. DAC0 WCap Command Response Format .....	84
Table 176. DAC0 PwrState Command Verb Format .....	85

Table 177. DAC0 PwrState Command Response Format .....	85
Table 178. DAC0 CnvtrID Command Verb Format .....	86
Table 179. DAC0 CnvtrID Command Response Format .....	86
Table 180. DAC0 LR Command Verb Format .....	86
Table 181. DAC0 LR Command Response Format .....	87
Table 182. DAC1 CnvtrFrmt Command Verb Format .....	87
Table 183. DAC1 CnvtrFrmt Command Response Format .....	87
Table 184. DAC1 OutAmpRight Command Verb Format .....	88
Table 185. DAC1 OutAmpRight Command Response Format .....	88
Table 186. DAC1 OutAmpLeft Command Verb Format .....	89
Table 187. DAC1 OutAmpLeft Command Response Format .....	89
Table 188. DAC1 WCap Command Verb Format .....	89
Table 189. DAC1 WCap Command Response Format .....	89
Table 190. DAC1 PwrState Command Verb Format .....	90
Table 191. DAC1 PwrState Command Response Format .....	90
Table 192. DAC1 CnvtrID Command Verb Format .....	91
Table 193. DAC1 CnvtrID Command Response Format .....	91
Table 194. DAC1 LR Command Verb Format .....	91
Table 195. DAC1 LR Command Response Format .....	91
Table 196. ADC0 CnvtrFrmt Command Verb Format .....	92
Table 197. ADC0 CnvtrFrmt Command Response Format .....	92
Table 198. ADC0 WCap Command Verb Format .....	93
Table 199. ADC0 WCap Command Response Format .....	93
Table 200. ADC0 ConnLen Command Verb Format .....	94
Table 201. ADC0 ConnLen Command Response Format .....	94
Table 202. ADC0 ConnLst Command Verb Format .....	94
Table 203. ADC0 ConnLst Command Response Format .....	95
Table 204. ADC0 ProcState Command Verb Format .....	95
Table 205. ADC0 ProcState Command Response Format .....	95
Table 206. ADC0 PwrState Command Verb Format .....	95
Table 207. ADC0 PwrState Command Response Format .....	96
Table 208. ADC0 CnvtrID Command Verb Format .....	96
Table 209. ADC0 CnvtrID Command Response Format .....	96
Table 210. ADC1 CnvtrFrmt Command Verb Format .....	97
Table 211. ADC1 CnvtrFrmt Command Response Format .....	97
Table 212. ADC1 WCap Command Verb Format .....	98
Table 213. ADC1 WCap Command Response Format .....	98
Table 214. ADC1 ConnLen Command Verb Format .....	99
Table 215. ADC1 ConnLen Command Response Format .....	99
Table 216. ADC1 ConnLst Command Verb Format .....	99
Table 217. ADC1 ConnLst Command Response Format .....	100
Table 218. ADC1 ProcState Command Verb Format .....	100
Table 219. ADC1 ProcState Command Response Format .....	100
Table 220. ADC1 PwrState Command Verb Format .....	100
Table 221. ADC1 PwrState Command Response Format .....	101
Table 222. ADC1 CnvtrID Command Verb Format .....	101
Table 223. ADC1 CnvtrID Command Response Format .....	101
Table 224. PortMonoOut Vol Command Verb Format .....	102
Table 225. PortMonoOut Vol Command Response Format .....	102
Table 226. PortMonoOut WCap Command Verb Format .....	102
Table 227. PortMonoOut WCap Command Response Format .....	102
Table 228. PortMonoOut PinCap Command Verb Format .....	103
Table 229. PortMonoOut PinCap Command Response Format .....	103
Table 230. PortMonoOut OutAmpCap Command Verb Format .....	104
Table 231. PortMonoOut OutAmpCap Command Response Format .....	104



Table 232. PortMonoOut ConnLen Command Verb Format .....	104
Table 233. PortMonoOut ConnLen Command Response Format .....	105
Table 234. PortMonoOut ConnLst Command Verb Format .....	105
Table 235. PortMonoOut ConnLst Command Response Format .....	105
Table 236. PortMonoOut PinCtl Command Verb Format .....	105
Table 237. PortMonoOut PinCtl Command Response Format .....	105
Table 238. PortMonoOut PinConfig Command Verb Format .....	106
Table 239. PortMonoOut PinConfig Command Response Format .....	106
Table 240. MonoOutMix WCap Command Verb Format .....	107
Table 241. MonoOutMix WCap Command Response Format .....	107
Table 242. MonoOutMix ConnLen Command Verb Format .....	108
Table 243. MonoOutMix ConnLen Command Response Format .....	108
Table 244. MonoOutMix ConnLst Command Verb Format .....	108
Table 245. MonoOutMix ConnLst Command Response Format .....	108
Table 246. CD WCap Command Verb Format .....	108
Table 247. CD WCap Command Response Format .....	109
Table 248. CD PinCap Command Verb Format .....	109
Table 249. CD PinCap Command Response Format .....	110
Table 250. CD PinCtl Command Verb Format .....	110
Table 251. CD PinCtl Command Response Format .....	110
Table 252. CD PinConfig Command Verb Format .....	111
Table 253. CD PinConfig Command Response Format .....	111
Table 254. DigMic0 WCap Command Verb Format .....	112
Table 255. DigMic0 WCap Command Response Format .....	112
Table 256. DigMic0 PinCap Command Verb Format .....	113
Table 257. DigMic0 PinCap Command Response Format .....	113
Table 258. DigMic0 PinCtl Command Verb Format .....	114
Table 259. DigMic0 PinCtl Command Response Format .....	114
Table 260. DigMic0 PinConfig Command Verb Format .....	114
Table 261. DigMic0 PinConfig Command Response Format .....	114
Table 262. DigMic1 WCap Command Verb Format .....	115
Table 263. DigMic1 WCap Command Response Format .....	115
Table 264. DigMic1 PinCap Command Verb Format .....	116
Table 265. DigMic1 PinCap Command Response Format .....	116
Table 266. DigMic1 PinCtl Command Verb Format .....	117
Table 267. DigMic1 PinCtl Command Response Format .....	117
Table 268. DigMic1 PinConfig Command Verb Format .....	117
Table 269. DigMic1 PinConfig Command Response Format .....	118
Table 270. InPort0Mux WCap Command Verb Format .....	118
Table 271. InPort0Mux WCap Command Response Format .....	118
Table 272. InPort0Mux OutAmpCap Command Verb Format .....	119
Table 273. InPort0Mux OutAmpCap Command Response Format .....	119
Table 274. InPort0Mux OutAmpRight Command Verb Format .....	120
Table 275. InPort0Mux OutAmpRight Command Response Format .....	120
Table 276. InPort0Mux OutAmpLeft Command Verb Format .....	120
Table 277. InPort0Mux OutAmpLeft Command Response Format .....	121
Table 278. InPort0Mux ConnSelect Command Verb Format .....	121
Table 279. InPort0Mux ConnSelect Command Response Format .....	121
Table 280. InPort0Mux ConnLen Command Verb Format .....	121
Table 281. InPort0Mux ConnLen Command Response Format .....	121
Table 282. InPort0Mux ConnLst Command Verb Format .....	122
Table 283. InPort0Mux ConnLst Command Response Format .....	122
Table 284. InPort0Mux ConnLst4 Command Verb Format .....	122
Table 285. InPort0Mux ConnLst4 Command Response Format .....	122
Table 286. InPort1Mux WCap Command Verb Format .....	122

Table 287. InPort1Mux WCap Command Response Format .....	123
Table 288. InPort1Mux OutAmpCap Command Verb Format .....	123
Table 289. InPort1Mux OutAmpCap Command Response Format .....	124
Table 290. InPort1Mux OutAmpRight Command Verb Format .....	124
Table 291. InPort1Mux OutAmpRight Command Response Format .....	124
Table 292. InPort1Mux OutAmpLeft Command Verb Format .....	125
Table 293. InPort1Mux OutAmpLeft Command Response Format .....	125
Table 294. InPort1Mux ConnSelect Command Verb Format .....	125
Table 295. InPort1Mux ConnSelect Command Response Format .....	125
Table 296. InPort1Mux ConnLen Command Verb Format .....	125
Table 297. InPort1Mux ConnLen Command Response Format .....	126
Table 298. InPort1Mux ConnLst Command Verb Format .....	126
Table 299. InPort1Mux ConnLst Command Response Format .....	126
Table 300. InPort1Mux ConnLst4 Command Verb Format .....	126
Table 301. InPort1Mux ConnLst4 Command Response Format .....	126
Table 302. InPort0Vol WCap Command Verb Format .....	127
Table 303. InPort0Vol WCap Command Response Format .....	127
Table 304. InPort0Vol InAmpRight Command Verb Format .....	128
Table 305. InPort0Vol InAmpRight Command Response Format .....	128
Table 306. InPort0Vol InAmpLeft Command Verb Format .....	128
Table 307. InPort0Vol InAmpLeft Command Response Format .....	128
Table 308. InPort0Vol ConnLen Command Verb Format .....	129
Table 309. InPort0Vol ConnLen Command Response Format .....	129
Table 310. InPort0Vol ConnLst Command Verb Format .....	129
Table 311. InPort0Vol ConnLst Command Response Format .....	129
Table 312. InPort1Vol WCap Command Verb Format .....	130
Table 313. InPort1Vol WCap Command Response Format .....	130
Table 314. InPort1Vol InAmpRight Command Verb Format .....	131
Table 315. InPort1Vol InAmpRight Command Response Format .....	131
Table 316. InPort1Vol InAmpLeft Command Verb Format .....	131
Table 317. InPort1Vol InAmpLeft Command Response Format .....	131
Table 318. InPort1Vol ConnLen Command Verb Format .....	131
Table 319. InPort1Vol ConnLen Command Response Format .....	132
Table 320. InPort1Vol ConnLst Command Verb Format .....	132
Table 321. InPort1Vol ConnLst Command Response Format .....	132
Table 322. ADC0Mux WCap Command Verb Format .....	132
Table 323. ADC0Mux WCap Command Response Format .....	132
Table 324. ADC0Mux ConnSelect Command Verb Format .....	133
Table 325. ADC0Mux ConnSelect Command Response Format .....	134
Table 326. ADC0Mux ConnLen Command Verb Format .....	134
Table 327. ADC0Mux ConnLen Command Response Format .....	134
Table 328. ADC0Mux ConnLst Command Verb Format .....	134
Table 329. ADC0Mux ConnLst Command Response Format .....	134
Table 330. ADC0Mux LR Command Verb Format .....	135
Table 331. ADC0Mux LR Command Response Format .....	135
Table 332. ADC0Mux OutAmpCap Command Verb Format .....	135
Table 333. ADC0Mux OutAmpCap Command Response Format .....	135
Table 334. ADC0Mux OutAmpRight Command Verb Format .....	136
Table 335. ADC0Mux OutAmpRight Command Response Format .....	136
Table 336. ADC0Mux OutAmpLeft Command Verb Format .....	136
Table 337. ADC0Mux OutAmpLeft Command Response Format .....	136
Table 338. ADC1Mux WCap Command Verb Format .....	137
Table 339. ADC1Mux WCap Command Response Format .....	137
Table 340. ADC1Mux ConnSelect Command Verb Format .....	138
Table 341. ADC1Mux ConnSelect Command Response Format .....	138

Table 342. ADC1Mux ConnLen Command Verb Format .....	138
Table 343. ADC1Mux ConnLen Command Response Format .....	138
Table 344. ADC1Mux ConnLst Command Verb Format .....	139
Table 345. ADC1Mux ConnLst Command Response Format .....	139
Table 346. ADC1Mux LR Command Verb Format .....	139
Table 347. ADC1Mux LR Command Response Format .....	140
Table 348. ADC1Mux OutAmpCap Command Verb Format .....	140
Table 349. ADC1Mux OutAmpCap Command Response Format .....	140
Table 350. ADC1Mux OutAmpRight Command Verb Format .....	140
Table 351. ADC1Mux OutAmpRight Command Response Format .....	141
Table 352. ADC1Mux OutAmpLeft Command Verb Format .....	141
Table 353. ADC1Mux OutAmpLeft Command Response Format .....	141
Table 354. SPDIFOut CnvtrFrmt Command Verb Format .....	141
Table 355. SPDIFOut CnvtrFrmt Command Response Format .....	142
Table 356. SPDIFOut WCap Command Verb Format .....	143
Table 357. SPDIFOut WCap Command Response Format .....	143
Table 358. SPDIFOut FrmtCap Command Verb Format .....	144
Table 359. SPDIFOut FrmtCap Command Response Format .....	144
Table 360. SPDIFOut StreamCap Command Verb Format .....	145
Table 361. SPDIFOut StreamCap Command Response Format .....	145
Table 362. SPDIFOut CnvtrID Command Verb Format .....	145
Table 363. SPDIFOut CnvtrID Command Response Format .....	145
Table 364. SPDIFOut DigCtl Command Verb Format .....	146
Table 365. SPDIFOut DigCtl Command Response Format .....	146
Table 366. SPDIFIn CnvtrFrmt Command Verb Format .....	146
Table 367. SPDIFIn CnvtrFrmt Command Response Format .....	147
Table 368. SPDIFIn WCap Command Verb Format .....	148
Table 369. SPDIFIn WCap Command Response Format .....	148
Table 370. SPDIFIn FrmtCap Command Verb Format .....	149
Table 371. SPDIFIn FrmtCap Command Response Format .....	149
Table 372. SPDIFIn StreamCap Command Verb Format .....	150
Table 373. SPDIFIn StreamCap Command Response Format .....	150
Table 374. SPDIFIn ConnLen Command Verb Format .....	150
Table 375. SPDIFIn ConnLen Command Response Format .....	150
Table 376. SPDIFIn ConnLst Command Verb Format .....	150
Table 377. SPDIFIn ConnLst Command Response Format .....	151
Table 378. SPDIFIn CnvtrID Command Verb Format .....	151
Table 379. SPDIFIn CnvtrID Command Response Format .....	151
Table 380. SPDIFIn DigCtl Command Verb Format .....	151
Table 381. SPDIFIn DigCtl Command Response Format .....	152
Table 382. SPDIFIn VSR Command Verb Format .....	152
Table 383. SPDIFIn VSR Command Response Format .....	152
Table 384. DigOut WCap Command Verb Format .....	155
Table 385. DigOut WCap Command Response Format .....	155
Table 386. DigOut PinCap Command Verb Format .....	156
Table 387. DigOut PinCap Command Response Format .....	156
Table 388. DigOut ConnSelect Command Verb Format .....	156
Table 389. DigOut ConnSelect Command Response Format .....	157
Table 390. DigOut ConnLen Command Verb Format .....	157
Table 391. DigOut ConnLen Command Response Format .....	157
Table 392. DigOut ConnLst Command Verb Format .....	157
Table 393. DigOut ConnLst Command Response Format .....	157
Table 394. DigOut PinCtl Command Verb Format .....	158
Table 395. DigOut PinCtl Command Response Format .....	158
Table 396. DigOut PinConfig Command Verb Format .....	158

Table 397. DigOut PinConfig Command Response Format .....	158
Table 398. DigIn WCap Command Verb Format .....	159
Table 399. DigIn WCap Command Response Format .....	159
Table 400. DigIn PinCap Command Verb Format .....	160
Table 401. DigIn PinCap Command Response Format .....	160
Table 402. DigIn PwrState Command Verb Format .....	161
Table 403. DigIn PwrState Command Response Format .....	161
Table 404. DigIn PinCtl Command Verb Format .....	161
Table 405. DigIn PinCtl Command Response Format .....	162
Table 406. DigIn UnsolResp Command Verb Format .....	162
Table 407. DigIn UnsolResp Command Response Format .....	162
Table 408. DigIn PinSense Command Verb Format .....	162
Table 409. DigIn PinSense Command Response Format .....	163
Table 410. DigIn EAPD Command Verb Format .....	163
Table 411. DigIn EAPD Command Response Format .....	163
Table 412. DigIn PinConfig Command Verb Format .....	164
Table 413. DigIn PinConfig Command Response Format .....	164
Table 414. PCBeep WCap Command Verb Format .....	165
Table 415. PCBeep WCap Command Response Format .....	165
Table 416. PCBeep OutAmpCap Command Verb Format .....	165
Table 417. PCBeep OutAmpCap Command Response Format .....	165
Table 418. PCBeep Vol Command Verb Format .....	166
Table 419. PCBeep Vol Command Response Format .....	166
Table 420. PCBeep Gen Command Verb Format .....	166
Table 421. PCBeep Gen Command Response Format .....	167
Table 422. ExtVolume WCap Command Verb Format .....	167
Table 423. ExtVolume WCap Command Response Format .....	167
Table 424. ExtVolume KnobCap Command Verb Format .....	168
Table 425. ExtVolume KnobCap Command Response Format .....	168
Table 426. ExtVolume ConnLen Command Verb Format .....	168
Table 427. ExtVolume ConnLen Command Response Format .....	168
Table 428. ExtVolume ConnLst Command Verb Format .....	168
Table 429. ExtVolume ConnLst Command Response Format .....	169
Table 430. ExtVolume UnsolResp Command Verb Format .....	169
Table 431. ExtVolume UnsolResp Command Response Format .....	169
Table 432. ExtVolume KnobCtl Command Verb Format .....	170
Table 433. ExtVolume KnobCtl Command Response Format .....	170
Table 434. ExtVolume KnobVSR Command Verb Format .....	170
Table 435. ExtVolume KnobVSR Command Response Format .....	170

## 1. DESCRIPTION

### 1.1. Overview

The STAC9204/9205 are high fidelity, 4-channel HD Audio CODECs that enable 2.0 Audio with simultaneous real-time communication such as VoIP, conferencing, voice command and control, etc. Up to four digital microphones are supported enabling high quality voice input for increased usability of voice applications.

The STAC9204/9205 incorporate IDT's proprietary SD technology to achieve a DAC SNR in excess of 100dB. The higher performance and quality of IDT's audio solutions brings consumer electronics level performance to the notebook, desktop and media center PC.

The STAC9204/9205 provide stereo, 24-bit, full duplex resolution, supporting sample rates up to 192 KHz by the DAC and ADC. The STAC9204/9205 SPDIF In/Out supports sample rates of 96 KHz, 48 KHz and 44.1 KHz plus SPDIF OUT supports 88.2 KHz and 192 KHz. Additional sample rates are supported by the driver software.

The STAC9204/9205 support all desired four channel configurations, including switchable Headphone (HP) Out and Universal Jacks™ functionality for jack detection and re-tasking. The SPDIF interface provides connectivity to consumer electronic equipment like Dolby Digital decoders, powered speakers and mini-disk drives, or to a home entertainment system. All analog I/O pairs support LINE\_IN, LINE\_OUT and MIC. (Port D only supports fixed-function microphone.)

MIC inputs can be programmed with 0/10/20/30/40dB boost. For more advanced configurations, the STAC9204/9205 have five General Purpose I/O (GPIO) pins. The STAC9204/9205 also provide single ended CD input for compatibility with DRM solutions and to support legacy OS issues.

The STAC9204/9205 integrate two headphone amplifiers which are available on Ports A and D. The headphone amplifiers are dedicated to these two outputs for increased flexibility, enhanced user experience, and reduced implementation costs.

The Universal Jack capabilities allow the CODECs to detect when audio devices are connected, and allow the CODECs to be reconfigured to support these devices regardless of which port they are connected to. SPDIF input sensing is also supported. The fully parametric IDT SoftEQ can be initiated upon headphone jack insertion and removal for protection of notebook speakers.

The STAC9204/9205 operate with a 3.3 V digital supply and either 3.3 V, 4 V, 4.5 V or 5 V analog supply. They also support 1.5 V and 3.3 V HDA signaling; the correct voltage is selected dynamically based on the value of the appropriate pin.

The STAC9204/9205 are available in a 48-pin LQFP or a 48-pad QFN Environmental (ROHS) package.

## 1.2. Block Diagram

Figure 1. STAC9204/9205 / STAC9204D/9205D Block Diagram





Figure 2. System Diagram



## 1.3. Detailed Description

### 1.3.1. Low-voltage High Definition Audio Link Signaling

The STAC9204/9205 are compatible with either 1.5 V or 3.3 V High Definition Audio Link signaling; the voltage selection is performed dynamically based on the input voltage of DVDD\_IO. Note that DVDD\_IO is not a logic configuration pin but provides the digital power supply to be used for the High Definition Audio Link signals.

When in 1.5 V mode, the STAC9204/9205 can correctly decode BITCLK, SYNC, RESET# and SDO because they operate at 1.5 V. Additionally, it will drive SDI\_CODEC at 1.5 V. None of the GPIOs are affected, as they always function at their nominal voltage (DVDD or AVDD).

### 1.3.2. Digital Microphone Support

The digital microphone interface permits connection of digital microphones to the STAC9205 via the DMIC0, DMIC1, and DMIC\_CLK three-pin interface. The DMIC0 and DMIC1 pins carry either 1 or 2 channels of digital microphone data to the STAC9205. In the event that a single microphone is used, the data is routed to both ADC channels.

The DMIC\_CLK output is programmable from 1.176 MHz to 4.704 MHz in 1.176 MHz increments and is synchronous to the 24 MHz internal clock. The default frequency is 2.352 MHz.

The STAC9205 supports the digital microphone configurations listed in Table 1.

Table 1. STAC9205 Valid Digital Microphone Configurations


Digital Mics	Data Sample	ADC Conn.	Notes
0	N/A	N/A	No Digital Microphones
1	Single Edge (see Figure 3)	0 or 1	Available on either DMIC_0 or DMIC_1 Both ADC Channels process data, may be in-phase or out-of-phase by 1/2 DMIC_CLK period depending upon external configuration and timing
2	Double Edge on either DMIC_0 or 1 (see Figure 4) OR Single Edge on DMIC_0 and 1	0 or 1	Available on either DMIC_0 or DMIC_1 External logic required to support sampling on a single Digital Microphone pin channel on rising edge and second Digital Microphone right channel on falling edge of DMIC_CLK for those digital microphones that don't support alternative clock edge capability. If both DMIC_0 and DMIC_1 are used to support 2 digital microphones, 2 separate ADC units will be used, however, this configuration is not recommended since it consumes two stereo ADC resources.
3	Double Edge on one DMIC pin and Single Edge on the second DMIC pin.	0 or 1	Requires both DMIC_0 or DMIC_1 External logic required to support sampling on a single Digital Microphone pin channel on rising edge and second Digital Microphone right channel on falling edge of DMIC_CLK for those digital microphones that don't support alternative clock edge capability. Two ADC units are required to support this configuration
4	Double Edge (see Figure 5)	0 or 1	Connected to DMIC_0 and DMIC_1 External logic required to support sampling on a single Digital Microphone pin channel on rising edge and second Digital Microphone right channel on falling edge of DMIC_CLK for those digital microphones that don't support alternative clock edge capability. Two ADC units are required to support this configuration

Table 2. DMIC\_CLK, DMIC\_0 and DMIC\_1 Operation During Power States

Power State	DMIC Widget Enabled?	DMIC_CLK Output	DMIC_0,1	Notes
D0	Yes	Clock Capable	Input Capable	DMIC_CLK Output is Enabled when either DMIC_0 or DMIC_1 input widget is enabled. Otherwise, the DMIC_CLK remains low.
D1	Yes	Clock Disabled	Input Disabled	DMIC_CLK Output is Enabled when either DMIC_0 or DMIC_1 input widget is enabled. Otherwise, the DMIC_CLK remains low.
D2	Yes	Clock Disabled	Input Disabled	DMIC_CLK remains low
D3	Yes	Clock Disabled	Input Disabled	DMIC_CLK remains low
D0-D3	No	Clock Disabled	Input Disabled	DMIC_CLK is HIGH-Z with weak pull-down




Figure 3. Single Digital Microphone





Note: Data is ported to both left and right channels.

Figure 4. Stereo Digital Microphone Configuration



Note: Some Digital Microphone Implementations support data on either edge, therefore the external mux may not be required.

Figure 5. Quad Digital Microphone Configuration



Note: Some Digital Microphone Implementations support data on either edge, therefore the external mux may not be required

### 1.3.3. *Volume/Digital Microphone/GPIO Selection*

For the STAC9205, three functions are available on pins 2 and 3. To determine which function is actually enabled on these pins, the order of precedence is followed:

1. If the GPIOs are enabled through the Audio Function Group, they override both Volume Control and Digital Microphones.
2. If the GPIOs are not enabled through the Audio Function Group, then, at reset, the Volume control is enabled with a weak pull-up.
3. If BIOS or other software application enables either Digital Microphone input through the Configuration Default Register, the Volume is disconnected and the pull-ups are disconnected, with the weak pull-downs enabled.

For STAC9204, Digital Microphones are not available, but the other two functions operate with the same order of precedence.

### 1.3.4. *VRefOut/GPIO Selection*

Two functions are available on pins 30 and 31. To determine which function is enabled on the two pins, the order of precedence followed is:

1. If the GPIOs are enabled, they override VRefOut-E or VRefOut-F.
2. If the GPIOs are not activated through the Audio Function Group, then, at reset, the VRefOut pins are enabled.

If using the GPIOs as inputs, incorporate 10 KW external pull-ups or the GPI will not function correctly.

### 1.3.5. *SPDIF Input*

SPDIF IN can operate at 44.1 KHz, 48 KHz or 96 KHz, and implements internal Jack Sensing.

A sophisticated digital PLL allows automatic rate detection and accurate data recovery. The ability to directly accept consumer SPDIF voltage levels eliminates the need for costly external receiver ICs. Advanced features such as record-slot-select and SPDIF\_IN routing to the DAC allow for simultaneous record and play.

### 1.3.6. *SPDIF Output*

SPDIF Output supports 44.1 KHz, 48 KHz, 88.2 KHz, 96 KHz and 192 KHz sample rates, as defined in the Intel High Definition Audio Specification, with resolutions up to 24 bits. This insures compatibility with all consumer audio gear and allows for convenient integration into home theater systems and media center PCs.

### 1.3.7. Mono Output

MONO Output is supported on pin 32 and has an independent mute and volume control. The MONO Output derives input from the output of the summing node after DAC0. The following analog signals feed the summing amplifier that feeds the MONO Output summing amplifier:

- DAC0 Output: When enabled, both DAC0 Outputs are summed together.
- Analog PC Beep: Sourced from pin 12.
- ADC Input: Stereo analog feed into the stereo ADC input.
- The combination of the stereo channels from DAC0 are combined into a single analog signal with a -6dB degradation in signal strength.

*Note: MONO Output only works with the IDT Driver.*

### 1.3.8. Universal Jacks™

The Universal Jacks™ technology allows for the greatest flexibility in board design and implementation.

For the STAC9204/9205 the Universal Jacks™ capabilities are as follows<sup>1</sup>:

- Ports A and D<sup>2</sup> support<sup>3</sup>:
  - Headphone Out
  - Line Out
  - Line In
  - Microphone, with 0/10/20/30/40 dB Microphone boost<sup>4</sup>
- Ports B, C, E, and F support<sup>3</sup>:
  - Line Out
  - Line In
  - Microphone, with 0/10/20/30/40 dB Microphone boost<sup>4</sup>
- Mono Output cannot be reconfigured

*Note: 1) On the STAC9204/9205, only one function can be selected on each pin pair at a time. For example, a pin pair cannot be configured as an input and output at the same time. Configuration can be changed at any time.*

*Note: 2) Port D does not provide a microphone bias pin. Therefore only an internal, fixed-function microphone can be supported.*

*Note: 3) Headphone capabilities are provided on Ports A and D, however, audio performance degrades when 2 headphones are enabled.*

*Note: 4) When the 40dB microphone boost feature is enabled, additional gain increases greater than 6dB may result in significant audio quality degradation of the microphone audio input. In particular, when the 40dB microphone boost is active, the SNR, THD+N and DC offset will significantly degrade regardless of the input signal level.*

#### 1.3.8.1. Jack Detect

SENSE\_A pin is used to detect the presence of plugs in ports A, B, C, and D. SENSE\_B pin is used to detect the presence of plugs in ports E and F. Refer to the STAC9204/9205 reference design for port detect circuitry.

For different analog supply voltages, Table 3 summarizes what ports can be detected and the resistor tolerance needed.

**Table 3. Jack Detect**

AVdd Nominal Voltage (+/- 5%)	Resistor Tolerance Sense A (If port D is used)	Resistor Tolerance Sense A (If port D is not used)	Resistor Tolerance Sense B (For ports E and F)
5 V	1%	1%	1%
4.5 V	1%	1%	1%
4 V	0.50%	1%	1%
3.3 V	0.10%	1%	1%

Includes pull-up resistors on Sense A/B and series resistors between jack switch and Sense A/B. See the reference design for more information on Jack Detect implementation.

### 1.3.8.2. Impedance Sense

Impedance Sensing is accomplished by on-chip circuitry that tests the impedance at the pin of the chip and compares it to internal reference impedance. Table 4 describes the bin information and the codes that are returned when the Pin Widget Impedance field in the Port Pin Sense widget is read. Please note that even under the best conditions, there is no method to guarantee 100% impedance sensing due to variations in external circuitry and impedance overlap of devices that can be plugged into a jack. The impedance sense table reflects both standard Line Out and Headphone output drivers.

**Table 4. Impedance Sense**

Bins	Return Hex Code	Measured Impedance Level	General Device Detected
000b	0064h	Impedance < 300 $\Omega$	Passive Speakers, Headset Speakers
001b	012Ch	Impedance = 300 $\Omega$ +/- 25%	Some Headset Speakers
010b	028Ah	300 $\Omega$ > Impedance < 1275 $\Omega$	Some Microphones
011b	03E8h	Impedance = 1275 $\Omega$ +/- 25%	Microphones
100b	07D0h	1275 $\Omega$ > Impedance < 2000 $\Omega$	Microphones
101b	0BB8h	Impedance = 2000 $\Omega$ +/- 25%	Amplified Speakers
110b	2710h	> 2000 $\Omega$	Amplified Speakers, Line In
111b	2710h	> 2000 $\Omega$	Amplified Speakers, Line In

### 1.3.9. Power Management

Table 5 describes the active functionality in each power state.

**Table 5. Power Management**

Function	D0-D1	D2	D3-default	D3-alternate
DAC	On	Off	Off	Off
ADC	On	Off	Off	Off
Ports	On	On	Off	Off
Headphone (HP) Amps	On	On	Off <sup>1</sup>	Off
VrefOut	On	On	Off	Off
Port Sense	On	On	On <sup>2</sup>	Programmable
AZ-Link	On	On	On <sup>3</sup>	Programmable <sup>4</sup>
VAG	On	On	On <sup>5</sup>	Programmable
Differential Amplifiers	On	On	Off	Off

1. VAG is kept active when amplifiers are turned off.
2. If BITCLK is not active, a wake event must be generated. Otherwise an unsolicited response is sent.
3. Not active if BITCLK is not running.
4. This mode can only be exited with a Bus Reset.
5. VAG is always ramped up and down gradually, except in the case of a sudden power removal.

The D3-default state is available for HD Audio compliance. The programmable values exposed via vendor-specific settings are under the IDT Device Driver control for further power reduction.

The default power state for the Audio Function Group after reset is D3-default.

### 1.3.10. Analog PC-Beep

PC Beep may need to be active on power up, in which case the BIOS is responsible for enabling it by setting AnalogBeepEn in the AFG AnaCtrl widget. The PC\_BEEP input is routed directly to the MONO\_OUT, LINE\_OUT and HP\_OUT pins of the CODEC. Because the PC\_BEEP input drive is often a full scale digital signal, some resistive attenuation of the PC\_BEEP input is recommended to keep the beep tone within reasonable volume levels. The user should mute this input before using any other mixer input because the PC Beep input can contribute noise to the lineout during normal operation.

Analog PC-Beep is not supported during Link Reset.

### 1.3.11. Headphone Drivers

Performance degradation will occur when using two headphones simultaneously. See the electrical specifications for details.

### 1.3.12. Device IDs

Table 6. Device IDs

Part Number	DAC SNR	DAC	ADC	Digital Mics	Dolby	VID	DID
STAC9205X	103dB	4	4	Yes	No	8384h	76A0h
STAC9205D	103dB	4	4	Yes	Yes-HT/SR	8384h	76A1h
STAC9204X	103dB	4	4	No	No	8384h	76A2h
STAC9204D	103dB	4	4	No	Yes-HT/SR	8384h	76A3h

Note: HT/SR refers to Dolby Home Theater (HT) and Sound Room (SR), logos of the Dolby PC Entertainment Experience Logo program.



## 2. CHARACTERISTICS

### 2.1. Electrical Specifications

#### 2.1.1. Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the STAC9204/9205. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Pin	Maximum Rating
Analog maximum supply voltage	AVdd	6 Volts
Digital maximum supply voltage	DVdd	5.5 Volts
VREFOUT output current		5 mA
Voltage on any pin relative to ground		V <sub>ss</sub> - 0.3 V to V <sub>dd</sub> + 0.3 V
Operating temperature		0 °C to +70 °C
Storage temperature		-55 °C to +125 °C
Soldering temperature		Soldering temperature information for all available packages begins on <a href="#">page 189</a> .

#### 2.1.2. Recommended Operating Conditions

Parameter		Min.	Typ.	Max.	Units
Power Supply Voltage	Digital - 3.3 V	3.135	3.3	3.465	V
	Analog - 3.3 V	3.135	3.3	3.465	V
(Note: With Supply Override Enable Bit set to force 5 V operation.)	Analog - 4 V	3.8	4	4.2	V
	Analog - 4.5 V	4.275	4.5	4.725	V
	Analog - 5 V	4.75	5	5.25	V
Ambient Operating Temperature		0		+70	°C
Case Temperature	T <sub>case</sub> (48-LQFP)			+90	°C
	T <sub>case</sub> (48-QFN)			+95	°C

**ESD:** The STAC9204/9205 is an ESD (electrostatic discharge) sensitive device. The human body and test equipment can accumulate and discharge electrostatic charges up to 4000 Volts without detection. Even though the STAC9204/9205 implements internal ESD protection circuitry, proper ESD precautions should be followed to avoid damaging the functionality or performance.

## 2.2. STAC9204/9205 5.0V, 4.5V, 4.0V, and 3.3V Analog Performance Characteristics

(Tambient = 25 °C, AVdd = Supply ± 5%, DVdd = 3.3V ± 5%, AVss=DVss=0V; 1 kHz input sine wave; Sample Frequency = 48 kHz; 0 dB = 1 VRMS, 10KW//50pF load, Testbench Characterization BW: 20 Hz – 20 kHz, 0 dB settings on all gain stages)

**Table 7. Performance Characteristics**

Parameter	Conditions	AVdd	Min	Typ	Max	Unit
<b>Digital to Analog Converters</b>						
Resolution		All		24		Bits
SNR - DAC to All Line-Out Ports (Note 4)	PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		103 101 100 98		dB
THD+N - DAC to All Line-Out Ports	-3dB Signal, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		87 85 84 82		dB
SNR - DAC to All Headphone Ports (Note 4)	10KΩ load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		103 101 100 98		dB
THD+N - DAC to All Headphone Ports (Note 3)	-3dB Signal, 10KΩ load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		85 83 82 80		dB
SNR - DAC to All Headphone Ports with 2 Headphone Outputs Operating (Note 4)	10KΩ load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		100 98 97 95		dB
THD+N - DAC to All Headphone Ports with 2 Headphone Outputs Operating (Note 3)	-3dB Signal, 10KΩ load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		82 80 79 77		dB
SNR - DAC to All Headphone Ports (Note 4)	32Ω load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		103 101 100 98		dB
THD+N - DAC to All Headphone Ports (Note 3)	-3dB Signal, 32Ω load, PCM data, (Note 9)	5V 4.5V 4.0V 3.3V		80 80 78 76		dB
Any Analog Input to DAC Crosstalk	10KHz Signal Frequency	All	-	-80	-	dB
Any Analog Input to DAC Crosstalk	1KHz Signal Frequency	All	-	-85	-	dB
Gain Error	(Note 9)	All			0.5	dB
Interchannel Gain Mismatch	(Note 9)	All			0.5	dB