



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# 8-CHANNEL HIGH DEFINITION AUDIO CODEC

# STAC9220

## DESCRIPTION

The STAC9220 is a high fidelity, 8-channel audio CODEC compatible with Intel's High Definition (HD) Audio Interface. The STAC9220 CODEC provide stereo 24-bit resolution with sample rates up to 192 KHz. SPDIF I/O provides connectivity to consumer electronic equipment. The STAC9220 CODEC incorporate IDT's proprietary  $\Sigma\Delta$  technology to achieve an estimated DAC SNR in excess of 95dB. The STAC9220 CODECs provide high quality, HD Audio capability to notebook and media centric desktop PC applications.

## FEATURES

- **High performance  $\Sigma\Delta$  technology**
  - 95dB DAC SNR
- **Intel HD Audio interface**
- **Eight Channel (4 DAC pairs and 2 stereo ADCs) with 24-bit resolution**
  - Supports 7.1 Audio
  - Supports 5.1 Audio with Auxiliary channel for separate audio stream or Real Time Communication (RTC) channel
- **Sample Rates Up to 192 KHz**
- **Integrated Headphone Amps**
- **Stereo Microphone**
  - Supports Stereo Microphone
  - Microphone Boost 0, 10, 20, 30, 40dB
- **Direct CDROM Recording Mixerless Design**
- **SPDIF In and Out**
- **Two-Pin Volume Up/Down Control**
- **Impedance Sensing**
- **Universal Jacks™ Functionality for Jack Retasking**
  - Headphone, Line Out, Line In & Microphone
    - Pins 35/36
    - Pins 39/41
  - Line Out, Line In and Microphone Support
    - Pins 16/17 (with strong line out)
    - Pins 23/24
    - Pins 21/22
  - Line In/MIC Support
    - Pins 14/15
- **Four Adjustable VREF Out pins for Microphone Bias**
- **Digital PC Beep to all outputs**
- **+3.3 V and +5 V analog power supply options**
- **48-pin LQFP package (7mm x 7mm)**

## THIRD PARTY SOFTWARE SUPPORT

- **WOW™ and Tru Surround™ from SRS**
- **Intellisonic Microphone Beam Forming from Knowles™**
- **Maxx BASS™ from Waves**
- **Dolby Technologies**
  - Dolby Headphone™
  - Dolby ProLogic II™
  - Dolby Virtual Speaker™
- **Smart Stream™ from Sonic Focus**

## Table of Contents

<b>1. FEATURES</b>	<b>11</b>
1.1. Overview	11
1.2. Features	11
1.3. Third Party Software Support	12
1.4. Description	12
<b>2. CHARACTERISTICS</b>	<b>14</b>
2.1. Electrical Specifications	14
2.1.1. Absolute Maximum Ratings	14
2.1.2. Recommended Operation Conditions	14
2.2. STAC9220 5V Analog Performance Characteristics	15
2.3. STAC9220 4V Analog Performance Characteristics	17
2.4. STAC9220 3.3V Analog Performance Characteristics	19
<b>3. POWER CONSUMPTION</b>	<b>21</b>
3.1. Digital	21
3.2. Analog: AVDD = 5 V	21
3.3. Analog: AVDD = 3.3 V	21
<b>4. DETAILED DESCRIPTION</b>	<b>22</b>
4.1. Audio Jack Presence Detect	22
4.2. SPDIF Output	22
4.3. Universal Jacks™	23
<b>5. FUNCTIONAL BLOCK DIAGRAMS AND CONNECTION DIAGRAMS</b>	<b>24</b>
5.1. STAC9220 Functional Block Diagram	24
5.2. STAC9220 Typical Connection Diagram for 48-pin LQFP	25
5.3. STAC9220 Split Independent Power Supply for 48-pin LQFP	26
<b>6. WIDGET INFORMATION</b>	<b>27</b>
6.1. STAC9220 Widget Diagrams	27
6.2. Widget List STAC9220	28
6.3. Root Node (NID = 0x00)	28
6.3.1. Root ID	29
6.3.2. Root RevID	29
6.3.3. Root NodeInfo	30
6.4. AFG Node (NID = 0x01)	30
6.4.1. AFG Reset	30
6.4.2. AFG NodeInfo	31
6.4.3. AFG Type	31
6.4.4. AFG Cap	32
6.4.5. AFG PCMCap	33
6.4.6. AFG Stream	34
6.4.7. AFG InAmpCap	34
6.4.8. AFG SupPwrState	35
6.4.9. AFG GPIOCnt	35
6.4.10. AFG GPIO Polarity	36
6.4.11. AFG OutAmpCap	38
6.4.12. AFG PwrState	39
6.4.13. AFG UnsolResp	39
6.4.14. AFG GPIO	40
6.4.15. AFG GPIOEn	41
6.4.16. AFG GPIODir	42
6.4.17. AFG GPIOWakeEn	42
6.4.18. AFG GPIOUnsol	43
6.4.19. AFG GPIOSlicky	44
6.4.20. AFG SubID	45
6.5. DAC0 Node (NID = 0x02)	46

6.5.1. DAC0 Cnvtr .....	46
6.5.2. DAC0 AmpRight .....	47
6.5.3. DAC0 AmpLeft .....	48
6.5.4. DAC0 WCap .....	48
6.5.5. DAC0 PwrState .....	49
6.5.6. DAC0 CnvtrID .....	50
6.5.7. DAC0 LR .....	50
6.6. DAC1 Node (NID = 0x03) .....	51
6.6.1. DAC1 Cnvtr .....	51
6.6.2. DAC1 AmpRight .....	52
6.6.3. DAC1 AmpLeft .....	53
6.6.4. DAC1 WCap .....	53
6.6.5. DAC1 PwrState .....	54
6.6.6. DAC1 CnvtrID .....	55
6.6.7. DAC1 LR .....	55
6.7. DAC2 Node (NID = 0x04) .....	56
6.7.1. DAC2 Cnvtr .....	56
6.7.2. DAC2 AmpRight .....	57
6.7.3. DAC2 AmpLeft .....	58
6.7.4. DAC2 WCap .....	58
6.7.5. DAC2 PwrState .....	59
6.7.6. DAC2 CnvtrID .....	60
6.7.7. DAC2 LR .....	60
6.8. DAC3 Node (NID = 0x05) .....	61
6.8.1. DAC3 Cnvtr .....	61
6.8.2. DAC3 AmpRight .....	62
6.8.3. DAC3 AmpLeft .....	63
6.8.4. DAC3 WCap .....	63
6.8.5. DAC3 PwrState .....	64
6.8.6. DAC3 CnvtrID .....	65
6.8.7. DAC3 LR .....	65
6.9. ADC0 Node (NID = 0x06) .....	66
6.9.1. ADC0 Cnvtr .....	66
6.9.2. ADC0 WCap .....	67
6.9.3. ADC0 ConLst .....	68
6.9.4. ADC0 ConLstEntry .....	69
6.9.5. ADC0 ProcState .....	69
6.9.6. ADC0 PwrState .....	70
6.9.7. ADC0 CnvtrID .....	71
6.10. ADC1 Node (NID = 0x07) .....	71
6.10.1. ADC1 Cnvtr .....	71
6.10.2. ADC1 WCap .....	72
6.10.3. ADC1 ConLst .....	73
6.10.4. ADC1 ConLstEntry .....	74
6.10.5. ADC1 ProcState .....	74
6.10.6. ADC1 PwrState .....	75
6.10.7. ADC1 CnvtrID .....	76
6.11. SPDIFOut Node (NID = 0x08) .....	76
6.11.1. SPDIFOut Cnvtr .....	76
6.11.2. SPDIFOut WCap .....	77
6.11.3. SPDIFOut PCM .....	78
6.11.4. SPDIFOut Stream .....	80
6.11.5. SPDIFOut CnvtrID .....	80
6.11.6. SPDIFOut DigCnvtr .....	81
6.12. Reserved Node (NID = 0x09) .....	81

6.13. PortA Node (NID = 0x0A)	81
6.13.1. PortA WCap	82
6.13.2. PortA PinCap	83
6.13.3. PortA ConLst	83
6.13.4. PortA ConLstEntry	84
6.13.5. PortA PinWCntrl	84
6.13.6. PortA UnsolResp	85
6.13.7. PortA ChSense	86
6.13.8. PortA ConfigDefault	87
6.14. PortB Node (NID = 0x0B)	87
6.14.1. PortB WCap	87
6.14.2. PortB PinCap	88
6.14.3. PortB ConLst	89
6.14.4. PortB ConLstEntry	90
6.14.5. PortB PinWCntrl	90
6.14.6. PortB UnsolResp	91
6.14.7. PortB ChSense	92
6.14.8. PortB ConfigDefault	92
6.15. PortC Node (NID = 0x0C)	93
6.15.1. PortC WCap	93
6.15.2. PortC PinCap	94
6.15.3. PortC ConLst	95
6.15.4. PortC ConLstEntry	95
6.15.5. PortC PinWCntrl	96
6.15.6. PortC UnsolResp	97
6.15.7. PortC ChSense	97
6.15.8. PortC ConfigDefault	98
6.16. PortD Node (NID = 0x0D)	99
6.16.1. PortD WCap	99
6.16.2. PortD PinCap	100
6.16.3. PortD ConLst	101
6.16.4. PortD ConLstEntry	101
6.16.5. PortD PinWCntrl	102
6.16.6. PortD UnsolResp	103
6.16.7. PortD ChSense	103
6.16.8. PortD ConfigDefault	104
6.17. PortE Node (NID = 0x0E)	105
6.17.1. PortE WCap	105
6.17.2. PortE PinCap	106
6.17.3. PortE PinWCntrl	107
6.17.4. PortE UnsolResp	107
6.17.5. PortE ChSense	108
6.17.6. PortE ConfigDefault	108
6.18. PortF Node (NID = 0x0F)	109
6.18.1. PortF WCap	109
6.18.2. PortF PinCap	110
6.18.3. PortF ConLst	111
6.18.4. PortF ConLstEntry	111
6.18.5. PortF PinWCntrl	112
6.18.6. PortF UnsolResp	113
6.18.7. PortF ChSense	113
6.18.8. PortF ConfigDefault	114
6.19. DigOut0 Node (NID = 0x10)	115
6.19.1. DigOut0 WCap	115
6.19.2. DigOut0 PinCap	116



6.19.3. DigOut0 ConLst	117
6.19.4. DigOut0 ConSelectCtrl	117
6.19.5. DigOut0 ConLstEntry	117
6.19.6. DigOut0 PinWCntrl	118
6.19.7. DigOut0 ConfigDefault	118
6.20. DigIn Node (NID = 0x11)	119
6.20.1. DigIn WCap Command	119
6.20.2. DigIn PinCap	120
6.20.3. DigIn PwrState	121
6.20.4. DigIn PinWCntrl	122
6.20.5. DigIn UnsolResp	122
6.20.6. DigIn ChSense	123
6.20.7. DigIn EAPD	123
6.20.8. DigIn ConfigDefault	124
6.21. ADC0Mux Node (NID = 0x12)	125
6.21.1. ADC0Mux WCap	125
6.21.2. ADC0Mux ConLst	126
6.21.3. ADC0Mux AmpCap	126
6.21.4. ADC0Mux AmpRight	127
6.21.5. ADC0Mux AmpLeft	128
6.21.6. ADC0Mux ConSelectCtrl	128
6.21.7. ADC0Mux ConLstEntry0	129
6.21.8. ADC0Mux ConLstEntry4	129
6.22. ADC1Mux Node (NID = 0x13)	129
6.22.1. ADC1Mux WCap	130
6.22.2. ADC1Mux ConLst	131
6.22.3. ADC1Mux AmpCap	131
6.22.4. ADC1Mux AmpRight	132
6.22.5. ADC1Mux AmpLeft	132
6.22.6. ADC1Mux ConSelectCtrl	133
6.22.7. ADC1Mux ConLstEntry0	133
6.22.8. ADC1Mux ConLstEntry4	133
6.23. PCBEEP Node (NID = 0x14)	134
6.23.1. PCBEEP Amp	134
6.23.2. PCBEEP WCap	134
6.23.3. PCBEEP AmpCap	135
6.23.4. PCBEEP Gen	136
6.24. CD Node (NID = 0x15)	136
6.24.1. CD WCap	136
6.24.2. CD PinCap	137
6.24.3. CD PinWCntrl	138
6.24.4. CD ConfigDefault	139
6.25. VolumeKnob Node (NID = 0x16)	139
6.25.1. VolumeKnob WCap	139
6.25.2. VolumeKnob VolKnobCap	140
6.25.3. VolumeKnob ConLst	140
6.25.4. VolumeKnob ConLstEntry	141
6.25.5. VolumeKnob UnsolResp	141
6.25.6. VolumeKnob Cntrl	142
6.26. ADC0Vol Node (NID = 0x17)	143
6.26.1. ADC0Vol WCap	143
6.26.2. ADC0Vol ConLst	144
6.26.3. ADC0Vol AmpRight	144
6.26.4. ADC0Vol AmpLeft	145
6.26.5. ADC0Vol ConLstEntry	145

6.26.6. ADC0Vol LR .....	146
6.27. ADC1Vol Node (NID = 0x18) .....	146
6.27.1. ADC1Vol WCap .....	146
6.27.2. ADC1Vol ConLst .....	147
6.27.3. ADC1Vol AmpRight .....	148
6.27.4. ADC1Vol AmpLeft .....	148
6.27.5. ADC1Vol ConLstEntry .....	149
6.27.6. ADC1Vol LR .....	149
<b>7. ORDERING INFORMATION .....</b>	<b>150</b>
7.1. STAC9220 Part Order Numbers .....	150
<b>8. PIN INFORMATION .....</b>	<b>151</b>
8.1. STAC9220 Pin Diagram .....	151
8.2. Pin Table for STAC9220 .....	151
<b>9. PACKAGE DRAWINGS .....</b>	<b>154</b>
9.1. 48-Pin LQFP .....	154
<b>10. SOLDER REFLOW PROFILE .....</b>	<b>155</b>
10.1. Standard Reflow Profile Data .....	155
10.2. Pb Free Process - Package Classification Reflow Temperatures .....	156
<b>11. REVISION HISTORY .....</b>	<b>157</b>

## List of Figures

Figure 1. Functional Block Diagram STAC9220 .....	27
Figure 2. Typical Connection Diagram STAC9220 .....	28
Figure 3. Split Independent Power Supply STAC9220 .....	29
Figure 4. Widget Diagram STAC9220 .....	30
Figure 5. 48-Pin LQFP Package Outline and Package Dimensions .....	157
Figure 6. Solder Reflow Profile .....	158

## List of Tables

Table 1. Digital Power Consumption .....	24
Table 2. Analog Power Consumption 5V .....	24
Table 3. Analog Power Consumption 3.3V .....	24
Table 4. Audio Jack Presence Detect .....	25
Table 5. High Definition Audio Widget .....	31
Table 6. Root ID Command Verb Format .....	32
Table 7. Root ID Command Response Format .....	32
Table 8. Root RevID Command Verb Format .....	32
Table 9. Root RevID Command Response Format .....	32
Table 10. Root NodeInfo Command Verb Format .....	33
Table 11. Root NodeInfo Command Response Format .....	33
Table 12. AFG Reset Command Verb Format .....	33
Table 13. AFG Reset Command Response Format .....	34
Table 14. AFG NodeInfo Command Verb Format .....	34
Table 15. AFG NodeInfo Command Response Format .....	34

Table 16. AFG Type Command Verb Format .....	34
Table 17. AFG Type Command Response Format .....	35
Table 18. AFG Cap Command Verb Format .....	35
Table 19. AFG Cap Command Response Format .....	35
Table 20. AFG PCMCap Command Verb Format .....	36
Table 21. AFG PCMCap Command Response Format .....	36
Table 22. AFG Stream Command Verb Format .....	37
Table 23. AFG Stream Command Response Format .....	37
Table 24. AFG InAmpCap Command Verb Format .....	37
Table 25. AFG InAmpCap Command Response Format .....	37
Table 26. AFG SupPwrState Command Verb Format .....	38
Table 27. AFG SupPwrState Command Response Format .....	38
Table 28. AFG GPIOCnt Command Verb Format .....	38
Table 29. AFG GPIOCnt Command Response Format .....	39
Table 30. AFG GPIO Polarity Command Verb Format .....	39
Table 31. AFG GPIO Polarity Command Response Format .....	40
Table 32. AFG OutAmpCap Command Verb Format .....	41
Table 33. AFG OutAmpCap Command Response Format .....	41
Table 34. AFG PwrState Command Verb Format .....	42
Table 35. AFG PwrState Command Response Format .....	42
Table 36. AFG UnsolResp Command Verb Format .....	42
Table 37. AFG UnsolResp Command Response Format .....	43
Table 38. AFG GPIO Command Verb Format .....	43
Table 39. AFG GPIO Command Response Format .....	43
Table 40. AFG GPIOEn Command Verb Format .....	44
Table 41. AFG GPIOEn Command Response Format .....	44
Table 42. AFG GPIODir Command Verb Format .....	45
Table 43. AFG GPIODir Command Response Format .....	45
Table 44. AFG GPIOWakeEn Command Verb Format .....	45
Table 45. AFG GPIOWakeEn Command Response Format .....	46
Table 46. AFG GPIOUnsol AFG GPIOUnsol Command Verb Format .....	46
Table 47. AFG GPIOUnsol Command Response Format .....	47
Table 48. AFG GPIOSticky Command Verb Format .....	47
Table 49. AFG GPIOSticky Command Response Format .....	48
Table 50. AFG SubID Command Verb Format .....	48
Table 51. AFG SubID Command Response Format .....	49
Table 52. DAC0 Cnvtr Command Verb Format .....	49
Table 53. DAC0 Cnvtr Command Response Format .....	49
Table 54. DAC0 AmpRight Command Verb Format .....	50
Table 55. DAC0 AmpRight Command Response Format .....	50
Table 56. DAC0 AmpLeft Command Verb Format .....	51
Table 57. DAC0 AmpLeft Command Response Format .....	51
Table 58. DAC0 WCap Command Verb Format .....	51
Table 59. DAC0 WCap Command Response Format .....	51
Table 60. DAC0 PwrState Command Verb Format .....	52
Table 61. DAC0 PwrState Command Response Format .....	52
Table 62. DAC0 CnvtrID Command Verb Format .....	53
Table 63. DAC0 CnvtrID Command Response Format .....	53
Table 64. DAC0 LR Command Verb Format .....	53
Table 65. DAC0 LR Command Response Format .....	54
Table 66. DAC1 Cnvtr Command Verb Format .....	54
Table 67. DAC1 Cnvtr Command Response Format .....	54
Table 68. DAC1 AmpRight Command Verb Format .....	55
Table 69. DAC1 AmpRight Command Response Format .....	55
Table 70. DAC1 AmpLeft Command Verb Format .....	56



Table 71. DAC1 AmpLeft Command Response Format .....	56
Table 72. DAC1 WCap Command Verb Format .....	56
Table 73. DAC1 WCap Command Response Format .....	56
Table 74. DAC1 PwrState Command Verb Format .....	57
Table 75. DAC1 PwrState Command Response Format .....	57
Table 76. DAC1 CnvtrID Command Verb Format .....	58
Table 77. DAC1 CnvtrID Command Response Format .....	58
Table 78. DAC1 LR Command Verb Format .....	58
Table 79. DAC1 LR Command Response Format .....	59
Table 80. DAC2 Cnvtr Command Verb Format .....	59
Table 81. DAC2 Cnvtr Command Response Format .....	59
Table 82. DAC2 AmpRight Command Verb Format .....	60
Table 83. DAC2 AmpRight Command Response Format .....	60
Table 84. DAC2 AmpLeft Command Verb Format .....	61
Table 85. DAC2 AmpLeft Command Response Format .....	61
Table 86. DAC2 WCap Command Verb Format .....	61
Table 87. DAC2 WCap Command Response Format .....	61
Table 88. DAC2 PwrState Command Verb Format .....	62
Table 89. DAC2 PwrState Command Response Format .....	62
Table 90. DAC2 CnvtrID Command Verb Format .....	63
Table 91. DAC2 CnvtrID Command Response Format .....	63
Table 92. DAC2 LR Command Verb Format .....	63
Table 93. DAC2 LR Command Response Format .....	64
Table 94. DAC3 Cnvtr Command Verb Format .....	64
Table 95. DAC3 Cnvtr Command Response Format .....	64
Table 96. DAC3 AmpRight Command Verb Format .....	65
Table 97. DAC3 AmpRight Command Response Format .....	65
Table 98. DAC3 AmpLeft Command Verb Format .....	66
Table 99. DAC3 AmpLeft Command Response Format .....	66
Table 100. DAC3 WCap Command Verb Format .....	66
Table 101. DAC3 WCap Command Response Format .....	66
Table 102. DAC3 PwrState Command Verb Format .....	67
Table 103. DAC3 PwrState Command Response Format .....	67
Table 104. DAC3 CnvtrID Command Verb Format .....	68
Table 105. DAC3 CnvtrID Command Response Format .....	68
Table 106. DAC3 LR Command Verb Format .....	68
Table 107. DAC3 LR Command Response Format .....	69
Table 108. ADC0 Cnvtr Command Verb Format .....	69
Table 109. ADC0 Cnvtr Command Response Format .....	69
Table 110. ADC0 WCap Command Verb Format .....	70
Table 111. ADC0 WCap Command Response Format .....	70
Table 112. ADC0 ConLst Command Verb Format .....	71
Table 113. ADC0 ConLst Command Response Format .....	71
Table 114. ADC0 ConLstEntry Command Verb Format .....	72
Table 115. ADC0 ConLstEntry Command Response Format .....	72
Table 116. ADC0 ProcState Command Verb Format .....	72
Table 117. ADC0 ProcState Command Response Format .....	73
Table 118. ADC0 PwrState Command Verb Format .....	73
Table 119. ADC0 PwrState Command Response Format .....	73
Table 120. ADC0 CnvtrID Command Verb Format .....	74
Table 121. ADC0 CnvtrID Command Response Format .....	74
Table 122. ADC1 Cnvtr Command Verb Format .....	74
Table 123. ADC1 Cnvtr Command Response Format .....	74
Table 124. ADC1 WCap Command Verb Format .....	75
Table 125. ADC1 WCap Command Response Format .....	76
Table 126. ADC1 ConLst Command Verb Format .....	76
Table 127. ADC1 ConLst Command Response Format .....	77

Table 128. ADC1 ConLstEntry Command Verb Format .....	77
Table 129. ADC1 ConLstEntry Command Response Format .....	77
Table 130. ADC1 ProcState Command Verb Format .....	77
Table 131. ADC1 ProcState Command Response Format .....	78
Table 132. ADC1 PwrState Command Verb Format .....	78
Table 133. ADC1 PwrState Command Response Format .....	78
Table 134. ADC1 CnvtrID Command Verb Format .....	79
Table 135. ADC1 CnvtrID Command Response Format .....	79
Table 136. SPDIFOut Cnvtr Command Verb Format .....	79
Table 137. SPDIFOut Cnvtr Command Response Format .....	79
Table 138. SPDIFOut WCap Command Verb Format .....	80
Table 139. SPDIFOut WCap Command Response Format .....	81
Table 140. SPDIFOut PCM Command Verb Format .....	81
Table 141. SPDIFOut PCM Command Response Format .....	82
Table 142. SPDIFOut Stream Command Verb Format .....	83
Table 143. SPDIFOut Stream Command Response Format .....	83
Table 144. SPDIFOut CnvtrID Command Verb Format .....	83
Table 145. SPDIFOut CnvtrID Command Response Format .....	83
Table 146. SPDIFOut DigCnvtr Command Verb Format .....	84
Table 147. SPDIFOut DigCnvtr Command Response Format .....	84
Table 148. PortA WCap Command Verb Format .....	85
Table 149. PortA WCap Command Response Format .....	85
Table 150. PortA PinCap Command Verb Format .....	86
Table 151. PortA PinCap Command Response Format .....	86
Table 152. PortA ConLst Command Verb Format .....	86
Table 153. PortA ConLst Command Response Format .....	87
Table 154. PortA ConLstEntry Command Verb Format .....	87
Table 155. PortA ConLstEntry Command Response Format .....	87
Table 156. PortA PinWCntrl Command Verb Format .....	87
Table 157. PortA PinWCntrl Command Response Format .....	88
Table 158. PortA UnsolResp Command Verb Format .....	88
Table 159. PortA UnsolResp Command Response Format .....	88
Table 160. PortA ChSense Command Verb Format .....	89
Table 161. PortA ChSense Command Response Format .....	89
Table 162. PortA ConfigDefault Command Verb Format .....	90
Table 163. PortA ConfigDefault Command Response Format .....	90
Table 164. PortB WCap Command Verb Format .....	90
Table 165. PortB WCap Command Response Format .....	91
Table 166. PortB PinCap Command Verb Format .....	91
Table 167. PortB PinCap Command Response Format .....	92
Table 168. PortB ConLst Command Verb Format .....	92
Table 169. PortB ConLst Command Response Format .....	92
Table 170. PortB ConLstEntry Command Verb Format .....	93
Table 171. PortB ConLstEntry Command Response Format .....	93
Table 172. PortB PinWCntrl Command Verb Format .....	93
Table 173. PortB PinWCntrl Command Response Format .....	94
Table 174. PortB UnsolResp Command Verb Format .....	94
Table 175. PortB UnsolResp Command Response Format .....	94
Table 176. PortB ChSense Command Verb Format .....	95
Table 177. PortB ChSense Command Response Format .....	95
Table 178. PortB ConfigDefault Command Verb Format .....	95
Table 179. PortB ConfigDefault Command Response Format .....	96
Table 180. PortC WCap Command Verb Format .....	96
Table 181. PortC WCap Command Response Format .....	96
Table 182. PortC PinCap Command Verb Format .....	97

Table 183. PortC PinCap Command Response Format .....	97
Table 184. PortC ConLst Command Verb Format .....	98
Table 185. PortC ConLst Command Response Format .....	98
Table 186. PortC ConLstEntry Command Verb Format .....	98
Table 187. PortC ConLstEntry Command Response Format .....	99
Table 188. PortC PinWCntrl Command Verb Format .....	99
Table 189. PortC PinWCntrl Command Response Format .....	99
Table 190. PortC UnsolResp Command Verb Format .....	100
Table 191. PortC UnsolResp Command Response Format .....	100
Table 192. PortC ChSense Command Verb Format .....	100
Table 193. PortC ChSense Command Response Format .....	101
Table 194. PortC ConfigDefault Command Verb Format .....	101
Table 195. PortC ConfigDefault Command Response Format .....	101
Table 196. PortD WCap Command Verb Format .....	102
Table 197. PortD WCap Command Response Format .....	102
Table 198. PortD PinCap Command Verb Format .....	103
Table 199. PortD PinCap Command Response Format .....	103
Table 200. PortD ConLst Command Verb Format .....	104
Table 201. PortD ConLst Command Response Format .....	104
Table 202. PortD ConLstEntry Command Verb Format .....	104
Table 203. PortD ConLstEntry Command Response Format .....	104
Table 204. PortD PinWCntrl Command Verb Format .....	105
Table 205. PortD PinWCntrl Command Response Format .....	105
Table 206. PortD UnsolResp Command Verb Format .....	106
Table 207. PortD UnsolResp Command Response Format .....	106
Table 208. PortD ChSense Command Verb Format .....	106
Table 209. PortD ChSense Command Response Format .....	107
Table 210. PortD ConfigDefault Command Verb Format .....	107
Table 211. PortD ConfigDefault Command Response Format .....	107
Table 212. PortE WCap Command Verb Format .....	108
Table 213. PortE WCap Command Response Format .....	108
Table 214. PortE PinCap Command Verb Format .....	109
Table 215. PortE PinCap Command Response Format .....	109
Table 216. PortE PinWCntrl Command Verb Format .....	110
Table 217. PortE PinWCntrl Command Response Format .....	110
Table 218. PortE UnsolResp Command Verb Format .....	110
Table 219. PortE UnsolResp Command Response Format .....	110
Table 220. PortE ChSense Command Verb Format .....	111
Table 221. PortE ChSense Command Response Format .....	111
Table 222. PortE ConfigDefault Command Verb Format .....	111
Table 223. PortE ConfigDefault Command Response Format .....	112
Table 224. PortF WCap Command Verb Format .....	112
Table 225. PortF WCap Command Response Format .....	112
Table 226. PortF PinCap Command Verb Format .....	113
Table 227. PortF PinCap Command Response Format .....	113
Table 228. PortF ConLst Command Verb Format .....	114
Table 229. PortF ConLst Command Response Format .....	114
Table 230. PortF ConLstEntry Command Verb Format .....	114
Table 231. PortF ConLstEntry Command Response Format .....	115
Table 232. PortF PinWCntrl Command Verb Format .....	115
Table 233. PortF PinWCntrl Command Response Format .....	115
Table 234. PortF UnsolResp Command Verb Format .....	116
Table 235. PortF UnsolResp Command Response Format .....	116
Table 236. PortF ChSense Command Verb Format .....	116
Table 237. PortF ChSense Command Response Format .....	117

Table 238. PortF ConfigDefault Command Verb Format .....	117
Table 239. PortF ConfigDefault Command Response Format .....	117
Table 240. DigOut0 WCap Command Verb Format .....	118
Table 241. DigOut0 WCap Command Response Format .....	118
Table 242. DigOut0 PinCap Command Verb Format .....	119
Table 243. DigOut0 PinCap Command Response Format .....	119
Table 244. DigOut0 ConLst Command Verb Format .....	120
Table 245. DigOut0 ConLst Command Response Format .....	120
Table 246. DigOut0 ConSelectCtrl Command Verb Format .....	120
Table 247. DigOut0 ConSelectCtrl Command Response Format .....	120
Table 248. DigOut0 ConLstEntry Command Verb Format .....	120
Table 249. DigOut0 ConLstEntry Command Response Format .....	121
Table 250. DigOut0 PinWCntrl Command Verb Format .....	121
Table 251. DigOut0 PinWCntrl Command Response Format .....	121
Table 252. DigOut0 ConfigDefault Command Verb Format .....	121
Table 253. DigOut0 ConfigDefault Command Response Format .....	122
Table 254. DigIn WCap Command Verb Format .....	122
Table 255. DigIn WCap Command Response Format .....	122
Table 256. DigIn PinCap Command Verb Format .....	123
Table 257. DigIn PinCap Command Response Format .....	123
Table 258. DigIn PwrState Command Verb Format .....	124
Table 259. DigIn PwrState Command Response Format .....	124
Table 260. DigIn PinWCntrl Command Verb Format .....	125
Table 261. DigIn PinWCntrl Command Response Format .....	125
Table 262. DigIn UnsolResp Command Verb Format .....	125
Table 263. DigIn UnsolResp Command Response Format .....	125
Table 264. DigIn ChSense Command Verb Format .....	126
Table 265. DigIn ChSense Command Response Format .....	126
Table 266. DigIn EAPD Command Verb Format .....	126
Table 267. DigIn EAPD Command Response Format .....	126
Table 268. DigIn ConfigDefault Command Verb Format .....	127
Table 269. DigIn ConfigDefault Command Response Format .....	127
Table 270. ADC0Mux WCap Command Verb Format .....	128
Table 271. ADC0Mux WCap Command Response Format .....	128
Table 272. ADC0Mux ConLst Command Verb Format .....	129
Table 273. ADC0Mux ConLst Command Response Format .....	129
Table 274. ADC0Mux AmpCap Command Verb Format .....	129
Table 275. ADC0Mux AmpCap Command Response Format .....	130
Table 276. ADC0Mux AmpRight Command Verb Format .....	130
Table 277. ADC0Mux AmpRight Command Response Format .....	130
Table 278. ADC0Mux AmpLeft Command Verb Format .....	131
Table 279. ADC0Mux AmpLeft Command Response Format .....	131
Table 280. ADC0Mux ConSelectCtrl Command Verb Format .....	131
Table 281. ADC0Mux ConSelectCtrl Command Response Format .....	131
Table 282. ADC0Mux ConLstEntry0 Command Verb Format .....	132
Table 283. ADC0Mux ConLstEntry0 Command Response Format .....	132
Table 284. ADC0Mux ConLstEntry4 Command Verb Format .....	132
Table 285. ADC0Mux ConLstEntry4 Command Response Format .....	132
Table 286. ADC1Mux WCap Command Verb Format .....	133
Table 287. ADC1Mux WCap Command Response Format .....	133
Table 288. ADC1Mux ConLst Command Verb Format .....	134
Table 289. ADC1Mux ConLst Command Response Format .....	134
Table 290. ADC1Mux AmpCap Command Verb Format .....	134
Table 291. ADC1Mux AmpCap Command Response Format .....	134
Table 292. ADC1Mux AmpRight Command Verb Format .....	135

Table 293. ADC1Mux AmpRight Command Response Format .....	135
Table 294. ADC1Mux AmpLeft Command Verb Format .....	135
Table 295. ADC1Mux AmpLeft Command Response Format .....	135
Table 296. ADC1Mux ConSelectCtrl Command Verb Format .....	136
Table 297. ADC1Mux ConSelectCtrl Command Response Format .....	136
Table 298. ADC1Mux ConLstEntry0 Command Verb Format .....	136
Table 299. ADC1Mux ConLstEntry0 Command Response Format .....	136
Table 300. ADC1Mux ConLstEntry4 Command Verb Format .....	136
Table 301. ADC1Mux ConLstEntry4 Command Response Format .....	137
Table 302. PCBEEP Amp Command Verb Format .....	137
Table 303. PCBEEP Amp Command Response Format .....	137
Table 304. PCBEEP WCap Command Verb Format .....	137
Table 305. PCBEEP WCap Command Response Format .....	138
Table 306. PCBEEP AmpCap Command Verb Format .....	138
Table 307. PCBEEP AmpCap Command Response Format .....	138
Table 308. PCBEEP Gen Command Verb Format .....	139
Table 309. PCBEEP Gen Command Response Format .....	139
Table 310. CD WCap Command Verb Format .....	139
Table 311. CD WCap Command Response Format .....	140
Table 312. CD PinCap Command Verb Format .....	140
Table 313. CD PinCap Command Response Format .....	141
Table 314. CD PinWCntrl Command Verb Format .....	141
Table 315. CD PinWCntrl Command Response Format .....	141
Table 316. CD ConfigDefault Command Verb Format .....	142
Table 317. CD ConfigDefault Command Response Format .....	142
Table 318. VolumeKnob WCap Command Verb Format .....	142
Table 319. VolumeKnob WCap Command Response Format .....	143
Table 320. VolumeKnob VolKnobCap Command Verb Format .....	143
Table 321. VolumeKnob VolKnobCap Command Response Format .....	143
Table 322. VolumeKnob ConLst Command Verb Format .....	143
Table 323. VolumeKnob ConLst Command Response Format .....	144
Table 324. VolumeKnob ConLstEntry Command Verb Format .....	144
Table 325. VolumeKnob ConLstEntry Command Response Format .....	144
Table 326. VolumeKnob UnsolResp Command Verb Format .....	144
Table 327. VolumeKnob UnsolResp Command Response Format .....	145
Table 328. VolumeKnob Cntrl Command Verb Format .....	145
Table 329. VolumeKnob Cntrl Command Response Format .....	145
Table 330. ADC0Vol WCap Command Verb Format .....	146
Table 331. ADC0Vol WCap Command Response Format .....	146
Table 332. ADC0Vol ConLst Command Verb Format .....	147
Table 333. ADC0Vol ConLst Command Response Format .....	147
Table 334. ADC0Vol AmpRight Command Verb Format .....	147
Table 335. ADC0Vol AmpRight Command Response Format .....	147
Table 336. ADC0Vol AmpLeft Command Verb Format .....	148
Table 337. ADC0Vol AmpLeft Command Response Format .....	148
Table 338. ADC0Vol ConLstEntry Command Verb Format .....	148
Table 339. ADC0Vol ConLstEntry Command Response Format .....	148
Table 340. ADC0Vol LR Command Verb Format .....	149
Table 341. ADC0Vol LR Command Response Format .....	149
Table 342. ADC1Vol WCap Command Verb Format .....	149
Table 343. ADC1Vol WCap Command Response Format .....	149
Table 344. ADC1Vol ConLst Command Verb Format .....	150
Table 345. ADC1Vol ConLst Command Response Format .....	150
Table 346. ADC1Vol AmpRight Command Verb Format .....	151
Table 347. ADC1Vol AmpRight Command Response Format .....	151

Table 348. ADC1Vol AmpLeft Command Verb Format .....	151
Table 349. ADC1Vol AmpLeft Command Response Format .....	151
Table 350. ADC1Vol ConLstEntry Command Verb Format .....	152
Table 351. ADC1Vol ConLstEntry Command Response Format .....	152
Table 352. ADC1Vol LR Command Verb Format .....	152
Table 353. ADC1Vol LR Command Response Format .....	152
Table 354. STAC9220 Ordering Information .....	153

## 1. FEATURES

### 1.1. Overview

The STAC9220 is a high fidelity, 8-channel audio CODEC compatible with Intel's High Definition (HD) Audio Interface. The STAC9220 CODEC provide stereo 24-bit resolution with sample rates up to 192 KHz. SPDIF I/O provides connectivity to consumer electronic equipment. The STAC9220 CODEC incorporate IDT's proprietary  $\Sigma\Delta$  technology to achieve an estimated DAC SNR in excess of 95dB. The STAC9220 CODECs provide high quality, HD Audio capability to notebook and media centric desktop PC applications.

### 1.2. Features

- High performance  $\Sigma\Delta$  technology
  - 95dB DAC SNR
- Intel HD Audio interface
- Eight Channel (4 DAC pairs and 2 stereo ADCs) with 24-bit resolution
  - Supports 7.1 Audio
  - Supports 5.1 Audio with Auxiliary channel for separate audio stream or Real Time Communication (RTC) channel
- Sample Rates Up to 192 KHz
- Integrated Headphone Amps
- Stereo Microphone
  - Supports Stereo Microphone
  - Microphone Boost 0, 10, 20, 30, 40dB
- Direct CDROM Recording Mixerless Design
- SPDIF In and Out
- Two-Pin Volume Up/Down Control
- Impedance Sensing
- Universal Jacks™ Functionality for jack retasking
  - Headphone, Line Out, Line In & Microphone
    - Pins 35/36
    - Pins 39/41
  - Line Out, Line In and Microphone Support
    - Pins 16/17 (with strong line out)
    - Pins 23/24
    - Pins 21/22
  - Line In/MIC Support
    - Pins 14/15
- Four Adjustable VREF Out pins for Microphone Bias
- Digital PC Beep to all outputs
- +3.3V and +5V/4V<sup>1</sup> analog power supply options
- 48-pin LQFP package option (7mm x 7mm)

*Note: 1. The +4V Analog voltage is supported by the +5V version of the STAC9220. Request the +4V configuration of the driver.*



### 1.3. Third Party Software Support

- WOW™ and Tru Surround™ from SRS
- Intellisonic Microphone Beam Forming from Knowles™
- Maxx BASS™ from Waves
- Dolby Technologies
  - Dolby Headphone™
  - Dolby ProLogic II™
  - Dolby Virtual Speaker™
- Smart Stream™ from Sonic Focus

### 1.4. Description

The STAC9220 is a high fidelity, 8-channel audio CODEC compatible with the Intel High Definition (HD) Audio Interface. The STAC9220 provides high quality, HD Audio capability to notebook and cost sensitive desktop PC applications.

The STAC9220 provides stereo 24-bit, full duplex resolution supporting sample rates up to 192 KHz by the DAC and ADC. The STAC9220 DAC, ADC and SPDIF In/Out support sample rates of 96 KHz, 48 KHz and 44.1 KHz. Additional sample rates are supported by the driver software.

The STAC9220 support all desired eight channel configurations, including switchable Headphone Out, and Universal Jacks™ functionality for jack detection and re-tasking. The SPDIF interface provides connectivity to Consumer Electronic equipment like Dolby Digital decoders, powered speakers, mini-disk drives or to a home entertainment system. All analog I/O pairs support LINE\_IN, LINE\_OUT and MIC.

MIC inputs can be programmed with 0/10/20/30/40dB boost. For more advanced configurations, the STAC9220 has three General Purpose I/O (GPIO) pins. The STAC920 also provides a single ended CD input for compatibility with DRM solutions and to support legacy OS issues.

The STAC9220 integrates a headphone amplifier which is available on Ports A and D. The headphone amplifier is switchable between these two outputs for increased flexibility, enhanced user experience, and reduced implementation costs. An additional headphone is supported on Port F.

The Universal Jack capabilities allow the CODEC to detect when audio devices are connected to the CODEC, and to allow the CODEC to be reconfigured to support these devices regardless of which port they are plugged into the system. SPDIF input sensing is also supported. The fully parametric IDT SoftEQ can be initiated upon headphone jack insertion and removal for protection of notebook speakers.

*Note: The Jack Detect circuit and component selection are critical for accurate detection of audio jacks on individual ports. Please see the IDT STAC922x reference design for circuit implementation details.*

The STAC9220 operates with a 3.3 V digital supply and is available in either 5 V analog supply or 3.3 V analog supply options.

The STAC9220 is available in a 48-pin LQFP package. The 48-pin LQFP is only available in the Environmental package (Pb-free).

The STAC9220 is supported with IDT's high quality software solutions which include drivers for all major Windows operating systems from Microsoft, parametric SoftEQ, and Digital Rights Management. Third party plug-in capability is easily achieved with the IDT Kernel Processing Interface, to support high-valued, third party technologies like SRS WOW<sup>®</sup>, Knowles<sup>®</sup> Microphone Beam Forming, Waves MaxxBASS<sup>®</sup>, Dolby Headphone<sup>®</sup>, Dolby ProLogic II<sup>®</sup> and Dolby Virtual Speaker<sup>®</sup> and more.

Non-IDT companies mentioned are registered trademarks of their respective companies.

## 2. CHARACTERISTICS

### 2.1. Electrical Specifications

#### 2.1.1. Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the STAC9220. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Pin	Maximum Rating
Analog maximum supply voltage	AVdd	6 Volts
Digital maximum supply voltage	DVdd	5.5 Volts
VREFOUT output current		5 mA
Voltage on any pin relative to ground		Vss - 0.3 V to Vdd + 0.3 V
Operating temperature		0°C to +70°C
Storage temperature		-55 °C to +125 °C
Soldering temperature		260 °C for 10 seconds * Soldering temperature information for all available packages begins on page 158.

#### 2.1.2. Recommended Operation Conditions

Parameter		Min.	Typ.	Max.	Units
Power Supply Voltage	Digital - 3.3 V	3.135	3.3	3.465	V
	Analog - 3.3 V	3.135	3.3	3.465	V
(Note: The +4 V Analog voltage is supported by the +5 V version of the STAC922x or STAC922xD.)	Analog - 4 V	3.8	4	4.2	V
	Analog - 5 V	4.75	5	5.25	V
Ambient Operating Temperature		0		+70	°C
Case Temperature	T <sub>case</sub> (48-LQFP)			+90	°C

**ESD:** The STAC9220 is an ESD (electrostatic discharge) sensitive device. The human body and test equipment can accumulate and discharge electrostatic charges up to 4000 Volts without detection. Even though the STAC9220 implements internal ESD protection circuitry, proper ESD precautions should be followed to avoid damaging the functionality or performance.

## 2.2. STAC9220 5V Analog Performance Characteristics

( $T_{\text{ambient}} = 25\text{ }^{\circ}\text{C}$ ,  $AV_{\text{dd}} = 5.0\text{ V} \pm 5\%$ ,  $DV_{\text{dd}} = 3.3\text{ V} \pm 5\%$ ,  $AV_{\text{ss}}=DV_{\text{ss}}=0\text{V}$ ; 1 KHz input sine wave; Sample Frequency = 48 KHz; 0dB = 1 VRMS, 10 K $\Omega$  / 50 pF load, Testbench Characterization BW: 20 KHz – 20 KHz, 0dB settings on all gain stages)

Min and Max performance targets are not included here, as specific system characteristics, such as layout, routing and external CODEC component selection, influence the performance of the CODEC. To receive min/max levels for your system, please send us a unit and IDT will perform a full audio test suite and provide you with the results. Contact IDT for more information.

Parameter	Min	Typ	Max	Unit
<b>Full Scale Input Voltage:</b>				
All Analog Inputs with out boost	-	1.00	-	Vrms
All Analog Inputs with boost (Note 1)	-	0.03	-	Vrms
<b>Full Scale Output:</b>				
PCM (DAC) to All Analog Outputs	-	1.00	-	Vrms
HEADPHONE_OUT (32 $\Omega$ load) per channel (peak)	-	50	-	mW
<b>Dynamic Range: -60dB signal level (Note 2)</b>				
PCM to All Analog Outputs	-	100	-	dB
All Analog Inputs to A/D (1 VRMS Input Referenced)	-	90	-	dB
Analog Frequency Response (Note 3)	10		30,000	Hz
<b>Total Harmonic Distortion + Noise (-3dB): (Note 4)</b>				
PCM to All Analog Outputs	-	-93	-	dB
All Analog Inputs to A/D (-3dBV input Level)	-	-88	-	dB
HEADPHONE_OUT (32 $\Omega$ load)	-	-85	-	dB
HEADPHONE_OUT (10 K $\Omega$ load)	-	-90	-	dB
<b>SNR (idle channel) (Note 5)</b>				
DAC to All Analog Outputs	-	95	-	dB
All Analog Inputs to A/D with High Pass Filter enabled	-	93	-	dB
A/D & D/A Digital Filter Pass Band (Note 6)	20	-	19,200	Hz
A/D & D/A Digital Filter Transition Band	19,200	-	28,800	Hz
A/D & D/A Digital Filter Stop Band	28,800	-	-	Hz
A/D & D/A Digital Filter Stop Band Rejection (Note 7)	-100	-	-	dB
DAC Out-of-Band Rejection (Note 8)	-55	-	-	dB
Group Delay (48 KHz sample rate)	-	-	1	ms
Power Supply Rejection Ratio (1 KHz)	-	-70	-	dB
Power Supply Rejection Ratio (20 KHz)	-	-40	-	dB
Any Analog Input to DAC (1 KHz Signal Frequency) Crosstalk		-101		dB

Parameter	Min	Typ	Max	Unit
Any Analog Input to ADC (10 KHz Signal Frequency) Crosstalk	-	-85	-	dB
Any Analog Input to ADC (1 KHz Signal Frequency) Crosstalk	-	-80	-	dB
Spurious Tone Rejection	-	-100	-	dB
Attenuation, Gain Step Size ANALOG	-	1.5	-	dB
Attenuation, Gain Step Size DIGITAL	-	0.75	-	dB
Input Impedance	-	50	-	K $\Omega$
Input Capacitance	-	15	-	pF
VREFout	-	0.5 X AVdd	-	V
VREF	-	0.45 X AVdd	0.5	V
Interchannel Gain Mismatch ADC	-	-	0.5	dB
Interchannel Gain Mismatch DAC	-	-	-	dB
Gain Drift	-	100	-	ppm/ $^{\circ}$ C
DAC Offset Voltage	-	5	20	mV
Deviation from Linear Phase	-	10	1	deg.
All Analog Outputs Load Resistance	-	10	-	K $\Omega$
All Analog Outputs Load Capacitance	-	-	50	pF
HEADPHONE_OUT Load Resistance	-	32	-	$\Omega$
HEADPHONE_OUT Load Capacitance	-	100	-	pF
Mute Attenuation	-	-	-	dB
PLL lock time	-	96	200	$\mu$ sec
PLL (or Azalia Bit CLK) 24.576 MHz clock jitter	-	100	300	psec

1. With +30dB Boost on, 1.00 Vrms with Boost off.
2. Ratio of Full Scale signal to noise output with -60dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth.
3.  $\pm$  1dB limits for Line Output & 0dB gain, at -20dBV
4. Amplitude of THD+N, measured with A-weighting filter, over 20 Hz to 20 KHz bandwidth.
5. Ratio of Full Scale signal to idle channel noise output is measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
6. Peak-to-Peak Ripple over Passband meets  $\pm$  0.25dB limits, 48 KHz Sample Frequency.
7. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
8. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

### 2.3. STAC9220 4V Analog Performance Characteristics

( $T_{\text{ambient}} = 25\text{ }^{\circ}\text{C}$ ,  $AV_{\text{dd}} = 4.0\text{ V} \pm 5\%$ ,  $DV_{\text{dd}} = 3.3\text{ V} \pm 5\%$ ,  $AV_{\text{ss}}=DV_{\text{ss}}=0\text{V}$ ; 1 KHz input sine wave; Sample Frequency = 48 KHz; 0dB = 1 VRMS, 10 K $\Omega$  / 50 pF load, Testbench Characterization BW: 20 KHz – 20 KHz, 0dB settings on all gain stages)

Min and Max performance targets are not included here, as specific system characteristics, such as layout, routing and external CODEC component selection, influence the performance of the CODEC. To receive min/max levels for your system, please send us a unit and IDT will perform a full audio test suite and provide you with the results. Contact IDT for more information.

Parameter	Min	Typ	Max	Unit
<b>Full Scale Input Voltage:</b>				
All Analog Inputs with out boost	-	1.00	-	Vrms
All Analog Inputs with boost (Note 1)	-	0.03	-	Vrms
<b>Full Scale Output:</b>				
PCM (DAC) to All Analog Outputs	-	1.00	-	Vrms
HEADPHONE_OUT (32 $\Omega$ load) per channel (peak)	-	50	-	mW
<b>Dynamic Range: -60dB signal level (Note 2)</b>				
PCM to All Analog Outputs	-	95	-	dB
All Analog Inputs to A/D (1 VRMS Input Referenced)	-	85	-	dB
Analog Frequency Response (Note 3)	10	-	30,000	Hz
<b>Total Harmonic Distortion + Noise (-3dB): (Note 4)</b>				
PCM to All Analog Outputs	-	-90	-	dB
All Analog Inputs to A/D(-3dBV input Level)	-	-85	-	dB
HEADPHONE_OUT (32 $\Omega$ load)	-	-88	-	dB
HEADPHONE_OUT (10 K $\Omega$ load)	-	-85	-	dB
<b>SNR (idle channel) (Note 5)</b>				
DAC to All Analog Outputs	-	95	-	dB
All Analog Inputs to A/D with High Pass Filter enabled	-	85	-	dB
A/D & D/A Digital Filter Pass Band (Note 6)	20	-	19,200	Hz
A/D & D/A Digital Filter Transition Band	19,200	-	28,800	Hz
A/D & D/A Digital Filter Stop Band	28,800	-	-	Hz
A/D & D/A Digital Filter Stop Band Rejection (Note 7)	-100	-	-	dB
DAC Out-of-Band Rejection (Note 8)	-55	-	-	dB
Group Delay (48 KHz sample rate)	-	-	1	ms
Power Supply Rejection Ratio (1 KHz)	-	-70	-	dB
Power Supply Rejection Ratio (20 KHz)	-	-40	-	dB
Any Analog Input to ADC (10 KHz Signal Frequency) Crosstalk	-	-85	-	dB

Parameter	Min	Typ	Max	Unit
Any Analog Input to ADC (1 KHz Signal Frequency) Crosstalk	-	-80	-	dB
Spurious Tone Rejection	-	-100	-	dB
Attenuation, Gain Step Size ANALOG	-	1.5	-	dB
Attenuation, Gain Step Size DIGITAL	-	0.75	-	dB
Input Impedance	-	50	-	K $\Omega$
Input Capacitance	-	15	-	pF
VREFout	-	0.5 X AVdd	-	V
VREF	-	0.45 X AVdd	0.5	V
Interchannel Gain Mismatch ADC	-	-	0.5	dB
Interchannel Gain Mismatch DAC	-	-	-	dB
Gain Drift	100		-	ppm/ $^{\circ}$ C
DAC Offset Voltage	-	5	20	mV
Deviation from Linear Phase	-	10	1	deg.
All Analog Outputs Load Resistance	-	10	-	K $\Omega$
All Analog Outputs Load Capacitance	-	-	50	pF
HEADPHONE_OUT Load Resistance	-	32	-	$\Omega$
HEADPHONE_OUT Load Capacitance	-100		-	pF
Mute Attenuation	-	-	-	dB
PLL lock time	-	96	200	$\mu$ sec
PLL (or Azalia Bit CLK) 24.576 MHz clock jitter	-	100	750	psec

1. With +30dB Boost on, 1.00 Vrms with Boost off.
2. Ratio of Full Scale signal to noise output with -60dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth.
3.  $\pm$  1dB limits for Line Output & 0dB gain, at -20dBV
4. Amplitude of THD+N, measured with A-weighting filter, over 20 Hz to 20 KHz bandwidth.
5. Ratio of Full Scale signal to idle channel noise output is measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
6. Peak-to-Peak Ripple over Passband meets  $\pm$  0.25dB limits, 48 KHz Sample Frequency.
7. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
8. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.



## 2.4. STAC9220 3.3V Analog Performance Characteristics

( $T_{\text{ambient}} = 25\text{ }^{\circ}\text{C}$ ,  $AV_{\text{dd}} = 3.3\text{ V} \pm 5\%$ ,  $DV_{\text{dd}} = 3.3\text{ V} \pm 5\%$ ,  $AV_{\text{ss}}=DV_{\text{ss}}=0\text{V}$ ; 1 KHz input sine wave; Sample Frequency = 48 KHz; 0dB = 1 VRMS, 10 K $\Omega$  / 50 pF load, Testbench Characterization BW: 20 KHz – 20 KHz, 0dB settings on all gain stages)

Min and Max performance targets are not included here, as specific system characteristics, such as layout, routing and external CODEC component selection, influence the performance of the CODEC. To receive min/max levels for your system, please send us a unit and IDT will perform a full audio test suite and provide you with the results. Contact IDT for more information.

Parameter	Min	Typ	Max	Unit
<b>Full Scale Input Voltage:</b>				
All Analog Inputs with out boost	-	1.00	-	Vrms
All Analog Inputs with boost (Note 1)	-	0.03	-	Vrms
<b>Full Scale Output:</b>				
PCM (DAC) to All Analog Outputs	-	0.7	-	Vrms
HEADPHONE_OUT (32 $\Omega$ load) per channel (peak)	-	50	-	mW
<b>Dynamic Range: -60dB signal level (Note 2)</b>				
PCM to All Analog Outputs	-	95	-	dB
All Analog Inputs to A/D (1 VRMS Input Referenced)	-	80	-	dB
Analog Frequency Response (Note 3)	10	-	30,000	Hz
<b>Total Harmonic Distortion + Noise (-3dB): (Note 4)</b>				
PCM to All Analog Outputs	-	-90	-	dB
All Analog Inputs to A/D(-3dBV input Level)	-	-75	-	dB
HEADPHONE_OUT (32 $\Omega$ load)	-	-85	-	dB
HEADPHONE_OUT (10 K $\Omega$ load)	-	-88	-	dB
<b>SNR (idle channel) (Note 5)</b>				
DAC to All Analog Outputs	-	95	-	dB
All Analog Inputs to A/D with High Pass Filter enabled	-	85	-	dB
A/D & D/A Digital Filter Pass Band (Note 6)	20	-	19,200	Hz
A/D & D/A Digital Filter Transition Band	19,200	-	28,800	Hz
A/D & D/A Digital Filter Stop Band	28,800	-	-	Hz
A/D & D/A Digital Filter Stop Band Rejcn (Note 7)	-100	-	-	dB
DAC Out-of-Band Rejection (Note 8)	-55	-	-	dB
Group Delay (48 KHz sample rate)	-	-	1	ms
Power Supply Rejection Ratio (1 KHz)	-	-70	-	dB
Power Supply Rejection Ratio (20 KHz)	-	-40	-	dB
Any Analog Input to ADC (10 KHz Signal Frequency) Crosstalk	-	-85	-	dB

Parameter	Min	Typ	Max	Unit
Any Analog Input to ADC (1 KHz Signal Frequency) Crosstalk	-	-70	-	dB
Spurious Tone Rejection	-	-100	-	dB
Attenuation, Gain Step Size ANALOG	-	1.5	-	dB
Attenuation, Gain Step Size DIGITAL	-	0.75	-	dB
Input Impedance	-	50	-	K $\Omega$
Input Capacitance	-	15	-	pF
VREFout	-	0.5 X AVdd	-	V
VREF	-	0.45 X AVdd	0.5	V
Interchannel Gain Mismatch ADC	-	-	0.5	dB
Interchannel Gain Mismatch DAC	-	-	-	dB
Gain Drift	100		-	ppm/ $^{\circ}$ C
DAC Offset Voltage	-	5	20	mV
Deviation from Linear Phase	-	10	1	deg.
All Analog Outputs Load Resistance	-	10	-	K $\Omega$
All Analog Outputs Load Capacitance	-	-	50	pF
HEADPHONE_OUT Load Resistance	-	32	-	$\Omega$
HEADPHONE_OUT Load Capacitance	-	100	-	pF
Mute Attenuation	-	-	-	dB
PLL lock time	-	96	200	$\mu$ sec
PLL (or Azalia Bit CLK) 24.576 MHz clock jitter	-	100	750	psec

1. With +30dB Boost on, 1.00 Vrms with Boost off.
2. Ratio of Full Scale signal to noise output with -60dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth.
3.  $\pm$  1dB limits for Line Output & 0dB gain, at -20dBV
4. Amplitude of THD+N, measured with A-weighting filter, over 20 Hz to 20 KHz bandwidth.
5. Ratio of Full Scale signal to idle channel noise output is measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
6. Peak-to-Peak Ripple over Passband meets  $\pm$  0.25dB limits, 48 KHz Sample Frequency.
7. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
8. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

### 3. POWER CONSUMPTION

#### 3.1. Digital

Power State	Typical*	Max	units
D0	66	75	mA
D1	66	75	mA
D2	18	30	mA
D3	10	20	mA

Table 1. Digital Power Consumption

#### 3.2. Analog: AVDD = 5 V

Power State	Typical*	Max	units
D0	55	65	mA
D1	55	65	mA
D2	25	35	mA
D3	15	20	mA

Table 2. Analog Power Consumption 5V

#### 3.3. Analog: AVDD = 3.3 V

Power State	Typical*	Max	units
D0	45	55	mA
D1	45	55	mA
D2	20	30	mA
D3	13	18	mA

Table 3. Analog Power Consumption 3.3V

\*Typical results are with all DACs and all ADCs on, and with audio playing.

## 4. DETAILED DESCRIPTION

### 4.1. Audio Jack Presence Detect

SENSE\_A pin is used to detect the presence of plugs in ports A, B, C, and D. SENSE\_B pin is used to detect the presence of plugs in ports E and F. Refer to the reference design for port detect circuitry. Select the precision of the resistor used as follows.

**Table 4. Audio Jack Presence Detect**

Nominal Voltage (+/-5%)	Resistor Tolerance Sense A (If port D is used)	Resistor Tolerance Sense A (If port D is not used)	Resistor Tolerance Sense B (For ports E and F)
5V	1%	1%	1%
4.5V	1%	1%	1%
4V	0.50%	1%	1%
3.3V	0.10%	1%	1%

### 4.2. SPDIF Output

SPDIF Output can operate at 44.1 KHz, 48 KHz and 96 KHz, as defined in the Intel High Definition Audio Specification, with resolutions up to 24 bits. This insures compatibility with all consumer audio gear and allows for convenient integration into home theater systems and media center PCs.