imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





IFX54441

Wide Input Range Low Noise 300mA LDO

Data Sheet

Rev. 1.1, 2014-10-30

Standard Power



Wide Input Range Low Noise 300mA LDO

IFX54441



1

Overview

Features

- Low Noise down to 24 μV_{RMS} (BW = 10 Hz to 100 kHz)
- 300mA Current Capability
- Low Quiescent Current: 30 µA
- Wide Input Voltage Range: 1.8 V to 20 V
- 2.5% Output Voltage Accuracy (over full temperature and load range)
- Low Dropout Voltage: 270 mV
- Very low Shutdown Current: < 1µA
- No Protection Diodes Needed
- Fixed Output Voltage: 3.3V
- Adjustable Version with Output from 1.22V to 20V
- Stable with ≥ 3.3 µF Output Capacitor
- Stable with Aluminium, Tantalum or Ceramic Capacitors
- Reverse Battery Protection
- No Reverse Current
- Overcurrent and Overtemperature Protected
- DSO-8 Exposed Pad and TSON-10 Exposed Pad packages
- Green Product (RoHS compliant)

Applications

- Microcontroller Supply
- Battery-Powered Systems
- Noise Sensitive Instruments
- Radar Applications
- Image Sensors

The IFX54441 is not qualified and manufactured according to the requirements of Infineon Technologies with regards to automotive and/or transportation applications. For automotive applications please refer to the Infineon TLx (TLE, TLS, TLF.....) voltage regulator products.

Туре	Package	Marking
IFX54441EJV	PG-DSO-8 Exposed Pad	54441EV
IFX54441EJV33	PG-DSO-8 Exposed Pad	54441E33
IFX54441LDV	PG-TSON-10	544LV
IFX54441LDV33	PG-TSON-10	544L33



PG-TSON-10

IFX54441



Overview

The IFX54441 is a micropower, low noise, low dropout voltage regulator. The device is capable of supplying an output current of 300 mA with a dropout voltage of 270 mV. Designed for use in battery-powered systems, the low quiescent current of 30 μ A makes it an ideal choice.

A key feature of the IFX54441 is its low output noise. By adding an external 0.01 μ F bypass capacitor output noise values down to 24 μ V_{RMS} over a 10 Hz to 100 kHz bandwidth can be reached. The IFX54441 voltage regulator is stable with output capacitors as small as 3.3 μ F. Small ceramic capacitors can be used without the series resistance required by many other regulators. Its internal protection circuitry includes reverse battery protection, current limiting and reverse current protection. The IFX54441 comes as fixed output voltage 3.3V as well as adjustable device with a 1.22 V reference voltage. It is available in a DSO-8 Exposed Pad and as well as in a TSON-10 Exposed Pad package.



Block Diagram

2 Block Diagram

Note: Pin numbers in the block diagrams refer to the DSO-8 EP package type.




Figure 1 Block Diagram IFX54441 fixed voltage version




Figure 2 Block Diagram IFX54441 adjustable version



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 3 Pin Configuration of IFX54441 in PG-DSO-8 Exposed Pad for fixed voltage and adjustable version




Figure 4 Pin Configuration of IFX54441 in TSON10 for fixed voltage and adjustable version



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1 (DSO-8 EP) 1,2 (TSON-10)	OUT	Output . Supplies power to the load. For this pin a minimum output capacitor of 3.3 μ F is required to prevent oscillations. Larger output capacitors may be required for applications with large transient loads in order to limit peak voltage transients or when the regulator is applied in conjunction with a bypass capacitor. For more details please refer to the section "Application Information" on Page 24.
2 (DSO-8 EP) 4 (TSON-10)	SENSE (fix voltage version)	Output Sense. For the fixed voltage version the SENSE pin is the input to the error amplifier. This allows to achieve an optimized regulation performance in case of small voltage drops R_p that occur between regulator and load. In applications where such drops are relevant they can be eliminated by connecting the SENSE pin directly at the load. In standard configuration the SENSE pin can be connected directly to the OUT pin. For further details please refer to the section "Kelvin Sense Connection" on Page 25 .
2 (DSO-8 EP) 4 (TSON-10)	ADJ (adjustable version)	Adjust. For the adjustable version the ADJ pin is the input to the error amplifier. The ADJ pin voltage is 1.22V referenced to ground and allows a output voltage range from 1.22V to 20V - V_{DR} . The ADJ pin is internally clamped to ±7 V. Please note that the bias current of the ADJ pin is flowing into the pin. ¹⁾
3, 7 (DSO-8 EP) 3, 8 (TSON-10)	NC	No Connect. The NC Pins have no connection to any internal circuitry. Connect either to GND or leave open.
4 (DSO-8) 5 (TSON-10)	ВҮР	Bypass. The BYP pin is used to bypass the reference of the IFX54441 to achieve low noise performance. The BYP-pin is clamped internally to ± 0.6 V (i.e. one V_{BE}). A small capacitor from the output to the BYP pin will bypass the reference to lower the output voltage noise ²). If not used this pin must be left unconnected.
5 (DSO-8 EP) 7 (TSON-10)	EN	Enable. With the EN pin the IFX54441 can be put into a low power shutdown state. The output will be off when the EN is pulled low. The EN pin can be driven by 5V logic or open-collector logic with pull-up resistor. The pull-up resistor is required to supply the pull-up current of the open-collector gate ³⁾ and the EN pin current ⁴⁾ . Please note that if the EN pin is not used it must be connected to V_{IN} . It must not be left floating.
6 (DSO-8 EP) 6,(TSON-10)	GND	Ground. For the ADJ version connect the bottom of the output voltage setting resistor divider directly to the GND pin for optimum load regulation performance.
8 (DSO-8 EP) 9, 10 (TSON-10)	IN	Input. Via the input pin IN the power is supplied to the device. A capacitor at the input pin is required if the device is more than 6 inches away from the main input filter capacitor or if non-negligible inductance is present at the IN pin ⁵⁾ . The IFX54441 is designed to withstand reverse voltages on the Input pin with respect to GND and Output. In the case of reverse input (e.g. due to a wrongly attached battery) the device will act as if there is a diode in series with its input. In this way there will be no reverse current flowing into the regulator and no reverse voltage will appear at the load. Hence, the device will protect both - the device itself and the load.
9 (DSO-8 EP) 11 (TSON-10)	Tab	Exposed Pad. To ensure proper thermal performance, solder Pin 11 (exposed pad) of TSON10 to the PCB ground and tie directly to Pin 6. In the case of DSO-8 EP as well solder Pin 9 (exposed pad) to the PCB ground and tie directly to Pin 6.



Pin Configuration

- The typical value of the ADJ pin bias current is 60 nA with a very good temperature stability. See also the corresponding Typical Performance Graph "Adjust Pin Bias current I_{ADJ} versus Junction Temperature T_J" on Page 20.
- 2) A maximum value of 10 nF can be used for reducing output voltage noise over the bandwidth from 10 Hz to 100 kHz.
- 3) Normally several microamperes.
- 4) Typical value is 1 µA.
- 5) In general the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in batterypowered circuits. Depending on actual conditions an input capacitor in the range of 1 to 10 µF is sufficient.



General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings¹⁾

 T_j = -40 °C to +150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Parameter	Symbol		Value	/alues		Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input Voltage	I		I	ł			
Voltage	V _{IN}	-20	-	20	V	-	P_4.1.1
Output Voltage	ł	-!				-	
Voltage	V _{OUT}	-20	-	20	V	-	P_4.1.2
Input to Output Differential	$V_{\rm IN}$ - $V_{\rm OUT}$	-20	-	20	V	-	P_4.1.3
Voltage							
Sense Pin							
Voltage	V_{SENSE}	-20	-	20	V	-	P_4.1.4
ADJ Pin							
Voltage	V_{ADJ}	-7	-	7	V	-	P_4.1.5
BYP Pin	I		k				1
Voltage	V_{BYP}	-0.6	-	0.6	V		P_4.1.6
Enable Pin		-				+	
Voltage	V _{EN}	-20	-	20	V	-	P_4.1.7
Temperatures			ŀ	i	E		
Junction Temperature	T _i	-40	-	150	°C	-	P_4.1.8
Storage Temperature	T _{stg}	-55	-	150	°C	-	P_4.1.9
ESD Susceptibility	<u> </u>			·	I		
All Pins	V_{ESD}	-2	-	2	kV	HBM ²⁾	P_4.1.10
All Pins	V _{ESD}	-1	-	1	kV	CDM ³⁾	P_4.1.11

1) Not subject to production test, specified by design.

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 k Ω , 100 pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



General Product Characteristics

4.2 Functional Range

Table 2Functional Range

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Input Voltage Range (3.3 V voltage version)	V _{IN}	3.8 V	-	20	V	-	P_4.2.1
Input Voltage Range (adjustable voltage version)	V _{IN}	2.3	-	20	V	_1)	P_4.2.2
Operating Junction Temperature	Tj	-40	-	125	°C	-	P_4.2.3

1) For the IFX54441 adjustable version the minimum limit of the functional range V_{IN} is tested and specified with the ADJ- pin connected to the OUT pin.

Note: Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to **www.jedec.org**.

Table 3Thermal Resistance¹⁾

Parameter	Symbol		Value	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
IFX54441 EJ (PG-DSO8 E	xposed Pad)						-
Junction to Case	R _{thJC}	-	7.0	-	K/W	-	P_4.3.1
Junction to Ambient	R _{thJA}	-	39	-	K/W	_2)	P_4.3.2
Junction to Ambient	R _{thJA}	-	155	-	K/W	Footprint only ³⁾	P_4.3.3
Junction to Ambient	R _{thJA}	-	66	-	K/W	300 mm ² heatsink area on PCB ³⁾	P_4.3.4
Junction to Ambient	R _{thJA}	-	52	-	K/W	600 mm ² heatsink area on PCB ³⁾	P_4.3.5
IFX54441 LD (PG-TSON10)	I					
Junction to Case	R_{thJC}	-	6.4	-	K/W	-	P_4.3.6
Junction to Ambient	R _{thJA}	-	53	-	K/W	_2)	P_4.3.7
Junction to Ambient	R _{thJA}	-	183	-	K/W	Footprint only ³⁾	P_4.3.8
Junction to Ambient	R _{thJA}	-	69	-	K/W	300 mm ² heatsink area on PCB ³⁾	P_4.3.9
Junction to Ambient	R _{thJA}	-	57	-	K/W	600 mm ² heatsink area on PCB ³⁾	P_4.3.10

1) Not subject to production test, specified by design.



General Product Characteristics

- Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
- Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70 μm Cu).



5.1 Electrical Characteristics Table

Table 4 Electrical Characteristics

-40 °C < T_j < 125 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Minimum Operating Voltage	$V_{\rm IN,min}$	_	1.8	2.3	V	$I_{\rm OUT}$ = 300 mA ¹⁾²⁾³⁾	P_5.1.1
Output Voltage ⁴⁾							
IFX54441EJ V33	V _{OUT}	3.220	3.30	3.380	V	1 mA < I _{OUT} < 300 mA,	P_5.1.2
IFX54441LD V33						4.3 V < V _{IN} < 20 V	
IFX54441EJV	V _{OUT}	1.190	1.22	1.250	V	1m A < <i>I</i> _{OUT} < 300 mA;	P_5.1.3
IFX54441LDV						$2.3 \text{ V} < V_{\text{IN}} < 20 \text{ V}^{3)}$	
Line Regulation							
IFX54441EJ V33	ΔV_{OUT}	_	1	20	mV	$\Delta V_{\rm IN}$ = 3.8 V to 20 V;	P_5.1.4
IFX54441LD V33						I _{OUT} = 1 mA	
IFX54441EJ V	ΔV_{OUT}	_	1	20	mV	$\Delta V_{\rm IN}$ = 2.0 V to 20 V;	P_5.1.5
IFX54441LD V						$I_{OUT} = 1 \text{ mA}^{3)}$	
Load Regulation							
IFX54441EJV33	ΔV_{OUT}	-	6	15	mV	$T_{\rm J}$ = 25°C; $V_{\rm IN}$ = 4.3 V;	P_5.1.6
IFX54441LDV33						ΔI_{OUT} = 1 to 300 mA	
IFX54441EJV33	$\Delta V_{\rm OUT}$	-	-	28	mV	$V_{\rm IN}$ = 4.3 V;	P_5.1.7
IFX54441LDV33						ΔI_{OUT} = 1 to 300 mA	
IFX54441EJV	$\Delta V_{\rm OUT}$	-	3	8	mV	$T_{\rm J}$ = 25°C; $V_{\rm IN}$ = 2.3 V;	P_5.1.8
IFX54441LDV						ΔI_{OUT} = 1 to 300 mA ³	
IFX54441EJV	$\Delta V_{\rm OUT}$	-	-	12	mV	$V_{\rm IN}$ = 2.3 V;	P_5.1.9
IFX54441LDV						ΔI_{OUT} = 1 to 300 mA ³⁾	
Dropout Voltage ²⁾⁵⁾⁶⁾							
Dropout Voltage	$V_{\sf DR}$	-	100	130	mV	I _{OUT} = 10 mA;	P_5.1.10
						$V_{\rm IN} = V_{\rm OUT,nom}; T_{\rm J} = 25^{\circ}{\rm C}$	
Dropout Voltage	$V_{\sf DR}$	-	-	190	mV	I _{OUT} = 10 mA;	P_5.1.11
						$V_{\rm IN}$ = $V_{\rm OUT,nom}$	
Dropout Voltage	$V_{\sf DR}$	-	150	190	mV	I _{OUT} = 50 mA;	P_5.1.12
						$V_{\rm IN} = V_{\rm OUT,nom}; T_{\rm J} = 25^{\circ}{\rm C}$	
Dropout Voltage	$V_{\sf DR}$	-	-	250	mV	I _{OUT} = 50 mA;	P_5.1.13
						$V_{\rm IN} = V_{\rm OUT,nom}$	
Dropout Voltage	$V_{\sf DR}$	-	190	220	mV	I _{OUT} = 100 mA;	P_5.1.14
						$V_{\rm IN} = V_{\rm OUT,nom}; T_{\rm J} = 25^{\circ}{\rm C}$	
Dropout Voltage	$V_{\sf DR}$	-	-	300	mV	I _{OUT} = 100 mA;	P_5.1.15
						$V_{\rm IN}$ = $V_{\rm OUT,nom}$	
Dropout Voltage	V_{DR}	-	270	300	mV	I _{OUT} = 300 mA;	P_5.1.16
						$V_{\rm IN}$ = $V_{\rm OUT,nom}$; $T_{\rm J}$ = 25°C	



Table 4 Electrical Characteristics (cont'd)

-40 °C < T_j < 125 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Dropout Voltage	V_{DR}	-	-	400	mV	I_{OUT} = 300 mA; V_{IN} = $V_{OUT,nom}$	P_5.1.17
GND Pin Current ⁵⁾⁷⁾	1	1					
GND Pin Current	I _{GND}	-	30	60	μA	$V_{\rm IN} = V_{\rm OUT,nom;}$ $I_{\rm OUT} = 0 \text{ mA}$	P_5.1.18
GND Pin Current	$I_{\rm GND}$	-	50	100	μA	$V_{\rm IN} = V_{\rm OUT,nom;}$ $I_{\rm OUT} = 1 \text{ mA}$	P_5.1.19
GND Pin Current	$I_{\rm GND}$	-	300	850	μA	$V_{\rm IN} = V_{\rm OUT,nom;}$ $I_{\rm OUT} = 50 \text{ mA}$	P_5.1.20
GND Pin Current	$I_{\rm GND}$	-	0.7	2.2	mA	$V_{\rm IN}$ = $V_{\rm OUT,nom;}$ $I_{\rm OUT}$ = 100 mA	P_5.1.21
GND Pin Current	I _{GND}	-	4	12	mA	$V_{\rm IN}$ = $V_{\rm OUT,nom;}$ $I_{\rm OUT}$ = 300 mA	P_5.1.22
Quiescent Current in Off-Mode (EN-pin low)	Iq	-	0.1	1	μA	$V_{IN} = 6 \text{ V}; V_{EN} = 0 \text{ V};$ $T_J = 25^{\circ}\text{C}$	P_5.1.23
Enable			·				
Enable Threshold High	$V_{\mathrm{th,EN}}$	-	0.8	2.0	V	$V_{\rm OUT}$ = Off to On	P_5.1.24
Enable Threshold Low	$V_{tl,EN}$	0.25	0.65	_	V	V_{OUT} = On to Off	P_5.1.25
EN Pin Current ⁸⁾	I _{EN}	_	0.01	_	μA	$V_{\rm EN}$ = 0 V; $T_{\rm J}$ = 25°C	P_5.1.26
EN Pin Current ⁸⁾	I_{EN}	_	1	_	μA	$V_{\rm EN}$ = 20 V; $T_{\rm J}$ = 25°C	P_5.1.27
Adjust Pin Bias Current ⁹⁾¹¹⁾		1					
ADJ Pin Bias Current	$I_{\rm bias, ADJ}$	_	60	_	nA	<i>T</i> _{.1} = 25°C	P_5.1.28
Output Voltage Noise ¹¹⁾	,					-	
Output Voltage Noise IFX54441EJV ¹⁰⁾ IFX54441LDV ¹⁰⁾	e _{no}	-	41	-	$\mu V_{\rm RMS}$	C_{OUT} = 10 µF ceramic; C_{BYP} = 10 nF; I_{OUT} = 300 mA; (BW = 10Hz to100kHz)	P_5.1.29
Output Voltage Noise IFX54441EJV ¹⁰⁾ IFX54441LDV ¹⁰⁾	e _{no}	_	28	-	μV _{RMS}	C_{OUT} = 10 µF ceramic +250mΩ resistor in series; C_{BYP} = 10 nF; I_{OUT} = 300 mA; (BW = 10 Hz to100 kHz)	P_5.1.30
Output Voltage Noise IFX54441EJV ¹⁰⁾ IFX54441LDV ¹⁰⁾	e _{no}	_	29	-	$\mu V_{\rm RMS}$	$C_{\rm OUT}$ = 22 µF ceramic; $C_{\rm BYP}$ = 10 nF; $I_{\rm OUT}$ = 300 mA; (BW = 10 Hz to100 kHz)	P_5.1.31
Output Voltage Noise IFX54441EJV ¹⁰⁾ IFX54441LDV ¹⁰⁾	e _{no}	-	24	-	μV _{RMS}	$\begin{split} C_{\rm OUT} &= 22 \ \mu {\rm F} \ {\rm ceramic} \\ + 250 {\rm m}\Omega \ {\rm resistor} \ {\rm in} \ {\rm series}; \\ C_{\rm BYP} &= 10 \ {\rm nF}; \\ I_{\rm OUT} &= 300 \ {\rm mA}; \\ ({\rm BW} &= 10 \ {\rm Hz} \ {\rm to}100 \ {\rm kHz}) \end{split}$	P_5.1.32



Table 4 Electrical Characteristics (cont'd)

-40 °C < T_j < 125 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output Voltage Noise IFX54441EJV33 IFX54441LDV33	e _{no}	-	45	-	μV _{RMS}	C_{OUT} = 10 µF ceramic; C_{BYP} = 10 nF; I_{OUT} = 300 mA; (BW = 10 Hz to100 kHz)	P_5.1.33
Output Voltage Noise IFX54441EJV33 IFX54441LDV33	e _{no}	-	35	-	μV _{RMS}	C_{OUT} = 10 µF ceramic +250mΩ resistor in series; C_{BYP} = 10 nF; I_{OUT} = 300 mA; (BW = 10 Hz to100 kHz)	P_5.1.34
Output Voltage Noise IFX54441EJV33 IFX54441LDV33	e _{no}	_	33	-	$\mu V_{\rm RMS}$	C_{OUT} = 22 µF ceramic; C_{BYP} = 10 nF; I_{OUT} = 300 mA; (BW = 10 Hz to100 kHz)	P_5.1.35
Output Voltage Noise IFX54441EJV33 IFX54441LDV33	e _{no}	-	30	-	$\mu V_{\rm RMS}$	$\begin{split} C_{\rm OUT} &= 22 \ \mu {\rm F} \ {\rm ceramic} \\ + 250 {\rm m}\Omega \ {\rm resistor} \ {\rm in} \ {\rm series}; \\ C_{\rm BYP} &= 10 \ {\rm nF}; \\ I_{\rm OUT} &= 300 \ {\rm mA}; \\ ({\rm BW} &= 10 \ {\rm Hz} \ {\rm to} 100 \ {\rm kHz}) \end{split}$	P_5.1.36
Power Supply Ripple Reject	tion ¹¹⁾						
Power Supply Ripple Rejection	PSRR	-	65	-	dB	$V_{IN} - V_{OUT} = 1.5 V (avg);$ $V_{RIPPLE} = 0.5 Vpp;$ $f_r = 120 Hz;$ $I_{OUT} = 300 mA$	P_5.1.37
Output Current Limitation	I		Į				4
Output Current Limit	$I_{\rm OUT,limit}$	320	_	-	mA	$V_{\rm IN}$ = 7 V; $V_{\rm OUT}$ = 0 V	P_5.1.38
Output Current Limit	I _{OUT,limit}	320	-	-	mA	$V_{\rm IN} = V_{\rm OUT,nom} + 1 \text{ V or}$ 2.3V ¹²); $\Delta V_{\rm OUT} = -0.1 \text{ V}$	P_5.1.39
Input Reverse Leakage Cur	rent						
Input Reverse Leakage	$I_{\rm leak, rev}$	-	-	1	mA	$V_{\rm IN}$ = -20 V; $V_{\rm OUT}$ = 0 V	P_5.1.40
Reverse Output Current ¹³⁾							1
Fixed Voltage Versions	I _{Reverse}	-	10	20	μA	$V_{OUT} = V_{OUT,nom};$ $V_{IN} < V_{OUT,nom};$ $T_{J} = 25^{\circ}C$	P_5.1.41
Adjustable Voltage Version	I _{Reverse}	-	5	10	μA	V_{OUT} = 1.22 V; V_{IN} < 1.22 V; T_{J} = 25°C ³⁾	P_5.1.42



Table 4 Electrical Characteristics (cont'd)

-40 °C < T_j < 125 °C; all voltages with respect to ground; positive current defined flowing out of pin; unless otherwise specified.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output Capacitor ¹¹⁾	I				-		
Output Capacitance	Court	3.3	_	_	иF	$C_{\rm EVD} = 0 \rm nF$	P 5.1.43

ESRESR $-^{14)}$ -3 Ω - $P_5.1.44$ 1) This parameter defines the minimum input voltage for which the device is powered up and provides the maximum output current of 300 mA. Due to the nominal output voltage of 3.3 V of the fixed voltage version or depending on the chosen setting of the external voltage divider as well as on the applied conditions the device may either regulate its nominal output voltage or it may be in tracking mode. For further details please also refer to the V_{OUT} specification in Table 4.

2) For the IFX54441EJV and IFX54441LDV adjustable versions the dropout voltage for certain output voltage / load conditions will be restricted by the minimum input voltage specification.


- 3) The adjustable versions of the IFX54441 are tested and specified for these conditions with the ADJ pin connected to the OUT pin.
- 4) The operation conditions are limited by the maximum junction temperature. The regulated output voltage specification will only apply for conditions where the limit of the maximum junction temperature is fulfilled. It will therefore not apply for all possible combinations of input voltage and output current at a given output voltage. When operating at maximum input voltage, the output current must be limited for thermal reasons. The same holds true when operating at maximum output current where the input voltage range must be limited for thermal reasons.
- 5) To satisfy requirements for minimum input voltage, the adjustable version of the IFX54441 is tested and specified for these conditions with an external resistor divider (two 250 k Ω resistors) for an output voltage of 2.44 V. The external resistors will add a 5 μ A DC load on the output.
- 6) The dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to V_{IN} V_{DR} .
- 7) GND-pin current is tested with $V_{IN} = V_{OUT,nom}$ or $V_{IN} = 2.3$ V, whichever is greater, and a current source load. This means that this parameter is tested while being in dropout condition and thus reflects a worst case condition. The GND-pin current will in most cases decrease slightly at higher input voltages please also refer to the corresponding typical performance graphs.
- 8) The EN pin current flows into EN pin.
- 9) The ADJ pin current flows into ADJ pin.
- 10) ADJ pin connected to OUT pin.
- 11) Not subject to production test, specified by design.
- 12) whichever of the two values of $V_{\rm IN}$ is greater in order to also satisfy the requirements for $V_{\rm IN,min}$.
- 13) Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out of the GND pin.
- 14) $C_{\text{BYP}} = 0 \text{ nF}$, $C_{\text{OUT}} \ge 3.3 \,\mu\text{F}$; please note that for cases where a bypass capacitor at BYP is used depending on the actual applied capacitance of C_{OUT} and C_{BYP} a minimum requirement for ESR may apply. For further details please also refer to the corresponding typical performance graph.
- Note: The listed characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specified mean values expected over the production spread. If not otherwise specified, typical characteristics apply at T_A = 25 °C and the given supply voltage.




6 Typical Performance Characteristics

Dropout Voltage $V_{\rm DR}$ versus Output Current $I_{\rm OUT}$


(infineon




Dropout Voltage $V_{\rm DR}$ versus Junction Temperature $T_{\rm J}$



Guaranteed Dropout Voltage $V_{\rm DR}$ versus Output Current $I_{\rm OUT}$




Quiescent Current versus Junction Temperature $T_{\rm J}$






3.36 3.34 3.34 3.34 3.32 3.32 3.28 3.28 3.28 3.26 3.24 50 100 T_j [°C]


Output / ADJ Pin Voltage V_{OUT} versus Junction Temperature T_{J} (IFX54441EJV)



Quiescent Current $I_{\rm q}$ versus Input Voltage $V_{\rm IN}$ (IFX54441EJV33)




Quiescent Current $I_{\rm q}$ versus Input Voltage $V_{\rm IN}$ (IFX54441EJV)




Output Voltage V_{OUT} versus Junction Temperature T_J (IFX54441EJV33)




GND Current $I_{\rm GND}$ versus Input Voltage $V_{\rm IN}$ (IFX54441EJV33)




GND Current $I_{\rm GND}$ versus Input Voltage $V_{\rm IN}$ (IFX54441EJV33)




GND Current $I_{\rm GND}$ versus Input Voltage $V_{\rm IN}$ (IFX54441EJV)



GND Current I_{GND} versus Input Voltage V_{IN} (IFX54441EJV)









GND Current $I_{\rm GND}$ versus Output Current $I_{\rm OUT}$


EN Pin Threshold (Off-to-On) versus Junction Temperature $T_{\rm J}$




EN Pin Threshold (On-to-Off) versus Junction Temperature $T_{\rm J}$



EN Pin Input Current versus EN Pin Voltage $V_{\rm EN}$









EN Pin Input Current versus Junction Temperature $T_{\rm J}$


Current Limit versus Junction Temperature $T_{\rm J}$



Current Limit versus Input Voltage $V_{\rm IN}$



Reverse Output Current versus Output Voltage V_{OUT}






Reverse Output Current versus

Junction Temperature $T_{\rm J}$

Typical Performance Characteristics

20 V_{OUT.nom}= 1.22 V (ADJ) V_{OUT.nom} = 3.3 V (V33) 18 16 $V_{IN} = 0 V$ 14 12 Ι_{ουΤ,rev} [μΑ] 10 8 6 4 2 0L 50– 0 50 100 T_i [°C]


Minimum Input Voltage¹⁾ versus Junction Temperature $T_{\rm J}$



Adjust Pin Bias current $I_{\rm ADJ}$ versus

Junction Temperature $T_{\rm J}$


Load Regulation versus Junction Temperature $T_{\rm J}$




1) $V_{\rm IN}$, min is referred here as the minimum input voltage for which the requested current is provided and $V_{\rm OUT}$ reaches 1 V.




ESR Stability versus Output Current I_{OUT} (for C_{OUT} = 3.3µF)




Input Ripple Rejection PSRR versus Frequency f




$ESR(C_{OUT})$ with C_{BYP} = 10 nF versus Output Capacitance C_{OUT}



Input Ripple Rejection PSRR versus Junction Temperature T_{J}









Output Noise Spectral Density (ADJ) versus Frequency (C_{OUT} = 10 µF, I_{OUT} = 50 mA¹)

Output Noise Spectral Density (3.3 V) versus Frequency (C_{OUT} = 10 µF, I_{OUT} = 50 mA¹)




Output Noise Spectral Density (3.3 V) versus Frequency (C_{OUT} = 22 µF, I_{OUT} = 50 mA¹)




1) Load condition 50 mA is representing a worst case condition with regard to output voltage noise performance.

Output Noise Spectral Density (ADJ) versus Frequency (C_{OUT} = 22 µF, I_{OUT} = 50 mA¹)







Transient Response C_{BYP} = 0nF (IFX54441EJV33)

Transient Response C_{BYP} = 10nF (IFX54441EJV33)



7 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 5 Typical Application Circuit IFX54441 (fixed voltage version)




Figure 6 Typical Application Circuit IFX54441 (adjustable version)

Note: This is a very simplified example of an application circuit. The function must be verified in the real application^{1/2)}.

¹⁾ Please note that in case a non-negligible inductance at IN pin is present, e.g. due to long cables, traces, parasitics, etc, a bigger input capacitor C_{IN} may be required to filter its influence. As a rule of thumb if the IN pin is more than six inches away from the main input filter capacitor an input capacitor value of C_{IN} = 10 µF is recommended.

²⁾ For specific needs a small optional resistor may be placed in series to very low ESR output capacitors C_{OUT} for enhanced noise performance (for details please see "Bypass Capacitance and Low Noise Performance" on Page 25).



Application Information

The IFX54441 is a 300 mA low dropout regulator with very low quiescent current and Enable-functionality. The device is capable of supplying 300 mA at a dropout voltage of 270 mV. Output voltage noise numbers down to $24 \ \mu V_{\text{RMS}}$ can be achieved over a 10 Hz to 100 kHz bandwidth with the addition of a 10 nF reference bypass capacitor. The usage of a reference bypass capacitor will additionally improve transient response of the regulator, lowering the settling time for transient load conditions. The device has a low operating quiescent current of typical 30 μ A that drops to less than 1 μ A in shutdown (EN-pin pulled to low level). The device also incorporates several protection features which makes it ideal for battery-powered systems. It is protected against both reverse input and reverse output voltages. In battery backup applications where the output can be held up by a backup battery when the input is pulled to ground the device behaves like it has a diode in series with its output and prevents reverse current flow.

7.1 Adjustable Operation

The adjustable version of the IFX54441 has an output voltage range of 1.22 V to 20 V - V_{DR} . The output voltage is set by the ratio of two external resistors, as it can be seen in **Figure 6** (for the calculation of V_{OUT} the formula given in the figure can be used). The device controls the output to maintain the ADJ pin at 1.22 V referenced to ground. The current in R_1 is then equal 1.22 V / R_1 and the current in R_2 equals the current in R_1 plus the ADJ pin bias current. The ADJ pin bias current, which is ~ 60 nA @ 25°C, flows through R_2 into the ADJ pin. The value of R_1 should be not greater than 250 k Ω in order to minimize errors in the output voltage caused by the ADJ pin bias current. Note that when the device is shutdown (i.e. low level applied to EN pin) the output is turned off and consequently the divider current will be zero. For details of the ADJ pin bias current see also the corresponding typical performance graph **Figure "Adjust Pin Bias current I**_{ADJ} **versus Junction Temperature T**_J" on **Page 20**.

7.2 Kelvin Sense Connection

For the fixed voltage version of the IFX54441 the SENSE pin is the input to the error amplifier. An optimum regulation will be obtained at the point where the SENSE pin is connected to the OUT pin of the regulator. In critical applications however small voltage drops can be caused by the resistance R_p of the PC-traces and thus may lower the resulting voltage at the load. This effect may be eliminated by connecting the SENSE pin to the output as close as possible at the load (see **Figure 7**). Please note that the voltage drop across the external PC trace will add up to the dropout voltage of the regulator.




Figure 7 Kelvin Sense Connection

7.3 Bypass Capacitance and Low Noise Performance

The IFX54441 regulator may be used in combination with a bypass capacitor connecting the OUT pin to the BYP pin in order to minimize output voltage noise¹⁾. This capacitor will bypass the reference of the regulator, providing

¹⁾ a good quality low leakage capacitor is recommended.